New MOSFET modeling algorithms and their use in CAD of analog IC building blocks by Mendhurwar, Kaustubha
New MOSFET Modeling Algorithms and Their Use in 






Electrical and Computer Engineering 
Presented in Partial Fulfillment of the Requirements 
for the Degree of Master of Applied Science (Electrical and Computer Engineering) at 
Concordia University 
Montreal, Quebec, Canada 
April 2008 
© Kaustubha Mendhurwar, 2008 
1*1 Library and Archives Canada 
Published Heritage 
Branch 
395 Wellington Street 





Patrimoine de I'edition 
395, rue Wellington 
Ottawa ON K1A0N4 
Canada 
Your file Votre reference 
ISBN: 978-0-494-40891-9 
Our file Notre reference 
ISBN: 978-0-494-40891-9 
NOTICE: 
The author has granted a non-
exclusive license allowing Library 
and Archives Canada to reproduce, 
publish, archive, preserve, conserve, 
communicate to the public by 
telecommunication or on the Internet, 
loan, distribute and sell theses 
worldwide, for commercial or non-
commercial purposes, in microform, 
paper, electronic and/or any other 
formats. 
AVIS: 
L'auteur a accorde une licence non exclusive 
permettant a la Bibliotheque et Archives 
Canada de reproduire, publier, archiver, 
sauvegarder, conserver, transmettre au public 
par telecommunication ou par Plntemet, prefer, 
distribuer et vendre des theses partout dans 
le monde, a des fins commerciales ou autres, 
sur support microforme, papier, electronique 
et/ou autres formats. 
The author retains copyright 
ownership and moral rights in 
this thesis. Neither the thesis 
nor substantial extracts from it 
may be printed or otherwise 
reproduced without the author's 
permission. 
L'auteur conserve la propriete du droit d'auteur 
et des droits moraux qui protege cette these. 
Ni la these ni des extraits substantiels de 
celle-ci ne doivent etre imprimes ou autrement 
reproduits sans son autorisation. 
In compliance with the Canadian 
Privacy Act some supporting 
forms may have been removed 
from this thesis. 
Conformement a la loi canadienne 
sur la protection de la vie privee, 
quelques formulaires secondaires 
ont ete enleves de cette these. 
While these forms may be included 
in the document page count, 
their removal does not represent 
any loss of content from the 
thesis. 
Canada 
Bien que ces formulaires 
aient inclus dans la pagination, 
il n'y aura aucun contenu manquant. 
ABSTRACT 
New MOSFET Modeling Algorithms and Their Use in 
CAD of Analog IC Building Blocks 
Kaustubha Mendhurwar 
Analog integrated circuit (IC) design has undergone several technical advancements 
following Moore's law, and tends to become extremely challenging with the continued 
downscaling of the devices and supply voltages. However, not many sophisticated and 
detailed design tools are available to aid analog designers in exploiting the complete 
potential of these technical advancements. Most of the available commercial and in-house 
design tools model the basic building blocks (e.g. transistor) and employ these device 
models to predict the performance of a complete circuit/system. As such, accuracies of 
these device models are crucial in order to develop efficient design tools. Typically, 
accurate models could be complex, while simple models could be inaccurate. As such, 
new modeling algorithms leading to simple yet accurate device models and satisfactory 
design tools continued to be in great demand. 
In this thesis, neural networks that offer advantages like simple calculations and a 
wide spectrum of applications, are employed for the modeling purpose. Firstly, new 
iii 
modeling algorithms based on binning concepts that offer accurate device modeling over 
wider input parameter space of the problems that have outputs highly non-linear to one of 
the inputs are proposed. Both single and multi- dimensional modeling algorithms are 
developed, and illustrated through device modeling examples. A new neural modeling 
approach based on a correction model is then introduced for the first time to develop 
accurate device level models for highly non-linear input-output behaviours that are 
difficult/impossible to model with simple structures. The proposed approach simplifies 
the modeling process for a novice/inexperienced designer as it eliminates the need of in 
depth understanding of the neural network concepts by virtue of using well known simple 
3-layer MLP networks. MOSFET modeling example confirms that the approach leads to 
accurate neural models while keeping the model structure simple. 
Finally, device models developed using the aforementioned modeling algorithms are 
employed to build an accurate and extendable computer aided design (CAD) tool for the 
design of analog IC building blocks (e.g. current sources/sinks, single stage amplifiers, 
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Chapter 1 Introduction 
CHAPTER 1 
INTRODUCTION 
1.1 METAL-OXIDE SEMICONDUCTOR FIELD-EFFECT 
TRANSISTORS (MOSFETS) AND THEIR MODELS 
Recent advances in MOSFET technology, such as the continued downscaling of the 
physical dimensions, use of higher electric fields and continuing decrease in the power 
supply voltage, have made their behavior highly useful yet complex. Unfortunately, these 
technological advancements have not been followed up with concurrent improvements in 
analog design approaches. Most of the analog design approaches are still employing the 
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methods based on much simpler first hand approximations of MOSFET behavior. This 
has created an unwanted scenario, in which the circuit designers are applying outdated 
methodologies on newer technologies. As such, designers may not be able to realize the 
entire potential of modern deep submicron complementary metal-oxide semiconductor 
(CMOS) technology [1]. 
Transistors are key components in modern circuit design. Transistor based circuits are 
used globally, not only in analog but in digital circuits as well. Furthermore, transistors 
are more often than not the basic building blocks on which performance of the entire 
circuit depends. Playing such an important role in a multitude of circuits, one would think 
that the perfect understanding of its operation would be paramount. Unfortunately, this is 
not the case. Several slow and cumbersome methods (to be discussed in detail in chapter 
2) are available that are based on approximations/assumptions. These assumptions may 
not hold true in every situation but often assumed to be true. As such, the development of 
new modeling methods for this key component becomes important. Geometrical/physical 
parameters involved in transistor modeling are illustrated by the physical structure of an 
NMOS transistor, depicted in Fig. 1.1. 
s 
S -> Source 
D -» Drain 
G -» Gate 
W -> Width of the channel 
L -> Length of the channel 
Figure 1.1 Physical structure of an NMOS transistor. 
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A typical design problem for analog designers is to determine functional relationship 
/such that 
[L,W/L] = f(VBS,VGS,VDS,ID), (1.1) 
where, L and W represent length and width of the MOS transistor. FBS, PGS, and FDS 
represent the bulk voltage, gate voltage, and drain voltage respectively, and ID represent 
the drain current. 
As a side note, it is imperative to acknowledge that the design of the MOSFET has 
the potential to affect the overall design of several widely used building blocks e.g. 
current sinks/sources, current mirrors, differential amplifier, etc. It is therefore substantial 
that the MOSFET be designed with utmost diligence. Device modeling is critical/vital to 
enabling design automation of circuits and systems. 
1.2 DESIGN AUTOMATION IN ANALOG DOMAIN 
Analog design is known to be a knowledge-intensive, multiphase, and iterative task. 
It usually stretches over a significant period of time and is performed by designers with a 
large portfolio of skills [2]. Text books as well as publications may not be readily useful 
in exploiting good design techniques for successful analog circuit generation as these 
techniques reside mainly in the experience and expertise treasured by relatively very few 
analog designers. The advent of computers has led to what are known as Computer Aided 
Design (CAD) tools or design automation (DA) tools. Typically, a CAD or DA tool is a 
computerized program/software that assists circuit designers in the accomplishment of a 
design objective. The CAD tools have a property to automate a part/whole of the design 
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process. Silicon compilers fall in this category of CAD tools as they produce integrated 
circuit layouts straight from certain higher level specifications [3][4]. 
In the recent years, smaller feature sizes and higher scales of integration have resulted 
in an increased circuit design complexity. In order to deal with the design complexity, the 
need for automated design tools arises, as does the need for optimization tools to be able 
to automate several aspects of the design process while adhering to the tight process 
technology constraints [4]. Irrespective of the technological advancements in the analog 
domain, analog CAD tools still are in the nascent stages. In particular, in terms of design 
time, analog CAD tools lag considerably in comparison with the thoroughly detailed and 
highly sophisticated digital CAD tools. An example typically quoted is that while 90% of 
an integrated circuit may be digital with only 10% analog, most of the design time and 
effort is still devoted to the analog part. 
Since the real-world signals are analog in nature, implementation of both analog and 
digital functionalities on the same chip has always been a necessity as well as a design 
challenge. Hence, for the efficient design of analog integrated circuits, present and future 
trend is to develop more robust industrial analog CAD tools. These tools are designed 
with primary focus on the evolution in areas like, circuit and system synthesis, symbolic 
analysis, automated layout generation, and testing and optimization of the circuit designs 
to meet critical specifications of the high-performance designs. 
The analog integrated circuit (IC) design process is comprised of three major phases, 
namely (i) synthesis, (ii) design, and (iii) implementation. These three phases of analog 
integrated circuit design process are depicted, in detail, in Fig. 1.2. 
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Figure 1.2 Analog integrated circuit design process. 
(i) Synthesis: This phase focuses on identifying the circuit topology that satisfies given 
input-output behavior. This phase can be tiresome as sometimes there can be no solution 
and more often the solution is not unique. Analog circuits, especially the most useful and 
frequently needed, are rarely novel in the strict sense of the word [2]. Most often same 
building blocks are adjusted and tailored to suit the specific application goals. As such, 
the synthesis phase is not that crucial in analog IC design. Designers can deal with and 
can predict performance of circuits, comprising of fewer transistors, confidently owing to 
their design expertise/experience. Designers often make appropriate assumptions/guesses 
in terms of the initial circuit, based on their design experience and expertise. 
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(ii)Design: This phase deals with the actual design of the circuit obtained in the synthesis 
phase. In this phase, circuit designers have to find meaningful values for components of 
the circuit obtained from synthesis that satisfy the design goals. Simulators e.g. HSPICE 
contribute a great deal in this phase, as simulation is the only means to foresee the circuit 
response without actually fabricating the circuit. There are numerous design approaches 
(discussed in detail in chapter 2), and an appropriate one is selected depending on the 
design specifications. The design process is tedious as identifying the design variables 
that should be tuned, itself requires considerable design expertise. Furthermore, the 
decision about direction and amount of tuning relies on the designer's knowledge and 
experience on the circuit under consideration. As a result, designers invest enormous 
amount of time in fine tuning the design variables, in order to satisfactorily meet the user 
specifications. In conclusion, it may be noted that the design/optimization loop requires 
knowledge of a multitude of disciplines, and can be unending for a novice designer. 
(Hi) Implementation: This is the concluding phase of the process, where the designed 
circuit is fabricated and tested extensively for the given user specifications. Depending on 
the testing results, fabricated circuits are either sent for mass production or back to the 
designers for further fine tuning. 
In essence, all of the above phases would benefit tremendously from research and 
development of CAD tools. 
1.3 OBJECTIVES AND MOTIVATION 
As mentioned earlier, this thesis is primarily motivated by an aspiration to simplify the 
complex and time consuming design automation process for analog circuits. Scarce efforts 
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involved in analog domain to augment the present status of available design automation 
tools, only aggravate the problem for analog designers. Research in the design automation 
area is inadequate to match the technological advancements and as a result, prevents the 
complete exploitation of advanced technologies. Dearth of design expertise in the analog 
domain is the major driving force for the need of design automation tools. Therefore, the 
principal objective of this thesis is to introduce some new modeling algorithms at the 
device level, to produce accurate device models, and employ those models at the circuit 
level to aid and enhance the design process. From an industry perspective, this work is 
practical as it intends to make the design process simple and technology independent for 
novice users. Detailed objectives of the thesis work are depicted in Fig. 1.3. 
Technology Specification 
«» 
CM » S 
.2 « ^ ^ Simulation & Modeling 
* is 
CM g lipil 
Basic Building Block 
Modules 
Tool for Analog Designers 
Figure 1.3 Flowchart showcasing the outline of the thesis. 
1.4 THESIS OUTLINE 
In essence, this thesis provides new modeling algorithms that help develop accurate 
and advanced device models. The device models are employed as basic building block 
modules at the circuit level leading to a CAD tool for analog designers to design basic to 
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complex circuits. Finally, application of this tool to 0.5 um and 0.18 um technologies is 
illustrated through several design examples. 
Chapter 2 commences with some analog design history and importance of MOSFET 
modeling, followed by some background theory on commonly used MOSFET modeling 
approaches and artificial neural networks (ANN) that is relevant to the thesis objectives. 
In-practice modeling approaches are briefly described and the need for new modeling 
methods/techniques is discussed. Neural networks, as the potential modeling approach, is 
manifested through basic theory, their implementation areas, and the benefits they offer. 
Chapter 3 introduces two novel MOSFET modeling algorithms based on the concept 
of binning. Single and multi-dimensional binning algorithms are proposed and showcased 
using neural networks as a case study. Proposed algorithms help model devices that show 
a relatively linear behaviour along certain axes and more non-linear behaviour along 
other axes. The chapter concludes with application of proposed algorithms to modeling 
problem on hand (i.e. MOSFET modeling). 
Chapter 4 introduces a new neural network modeling approach based on a correction 
model concept for accurate modeling of devices/components. A detailed flow-chart of the 
proposed modeling approach is presented along with a pictorial depiction of the concept. 
The proposed approach helps model the problems that are difficult/impossible to model 
using the standard neural modeling approach. It has the potential to simplify the modeling 
process for a common user, without much background knowledge. In the final section of 
this chapter, the proposed approach is employed to design problem of a MOSFET. 
Chapter 5 showcases the design tool, developed as a part of this thesis, employing the 
modeling algorithms presented in chapters 3 and 4, in detail with all its development 
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phases described briefly. Several design examples for 0.5 urn technology are provided 
along with the simulation verification results. In addition, the design tool is extended for 
0.18 um technology, and design examples from basic block e.g. current source/sink to 
advanced/complex block e.g. a three stage operational amplifier for 0.18 (am technology 
are presented. 
Chapter 6 provides a discussion on the thesis' contributions as well as possible future 
extension of the work. 
Finally, four appendices are included for better reader comprehension. Appendix A 
provides passive domain examples of modeling algorithms based on the binning concept. 
Appendix B contains passive domain example of the neural modeling approach based on 
a correction model. Appendix C illustrates the common source amplifier module of the 
developed design tool through snapshots. Appendix D provides the sample code of the 
common source amplifier module. 
9 
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CHAPTER 2 
OVERVIEW OF 
MOSFET MODELING AND DESIGN 
2.1 INTRODUCTION 
As discussed earlier, MOSFET is more often than not the basic building block on 
which performance of the entire circuit depends. As such, MOSFET modeling is crucial. 
In this chapter, top-to-bottom approach is adopted for explaining the MOSFET modeling 
concept properly. Starting with the complete system i.e. design automation; first a brief 
summary of the analog design approaches used in the design automation is presented. 
Moving on to the basic building block i.e. MOSFET, significance of MOSFET modeling 
for the design of analog IC is discussed, and some of the currently employed MOSFET 
10 
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models for the design/analysis of circuits containing MOSFETs are reviewed. Limitations 
of these models are put forward, and possible alternate models (e.g. neural networks) that 
can potentially address those limitations are reviewed. It should be understood that when 
a device or circuit being modeled is complex and/or the model being developed is 
expected to cover a wider input parameter space, two or more modeling techniques can 
be combined [5] to meet the desired objective. 
2.2 ANALOG DESIGN APPROACHES 
Progress, in terms of the technological advancements, in the analog domain has been 
substantial. However, research in the analog design automation has been relatively slow. 
Consequently, not many new tools are developed to aid the analog designers in modeling 
and designing state of the art analog circuits [6]. This section provides a brief summary of 
the design approaches, generally employed in commercial and in-house CAD tools. 
2.2.1 Optimization Based Design Approach 
One of the commonly used analog design approaches was optimization based. In such 
an approach, sizing of a transistor (i.e. geometry of a transistor) for a user-specified 
circuit topology is formulated as an optimization problem. This concept is reported to be 
adapted in DELIGHT.SPICE [7], ECSTACY [8], and ADOPT [9]. Transistor sizes are 
adjusted in an iterative fashion, to satisfactorily meet the user-specifications, employing 
various optimization tools (e.g. Newton Raphson, Quassi Newton, steepest descent, etc). 
The optimization loop is comprised of a simulator that evaluates the circuit performance 
at the end of each iteration, and an update block. 
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Optimization based design approaches have the following limitations. 
• Selection of optimization algorithm: Selection of a good and appropriate optimization 
algorithm is vital. Poor choice of optimization algorithm can lead to a local minimum. 
• Selection of optimization variables: Selection of apt optimization variables is crucial 
in this approach and design expertise is the key to successful completion of this step. 
• Initial values: Setting initial values of the optimization variables is an important step 
in this approach. Lack of design experience can lead to a local minimum, thereby 
making the optimization meaningless. 
• Design experience: As discussed in the afore-mentioned steps, a designer should have 
certain design experience not only regarding the circuit under test, but also with the 
optimization algorithm used, in case of potential convergence problems. 
• Speed: This approach could be tedious/tiresome in situations where optimization step 
enters an infinite loop (e.g. getting stuck in some local minima). 
• Lack of design expertise and patience: Design expertise and patience are two of the 
chief qualities required in the designer and their deficiency makes this design 
approach difficult/impossible to be employed. 
2.2.2 Layout Based Design Approach 
This approach borrows its theme from the extensively used standard cell, gate array, 
and parameterized cells found in the digital domain [10]. This approach is also referred to 
as semi-custom/bottom-up approach because of the designs being primarily controlled by 
layout. In analog domain this concept is implemented with the help of numerous pre-
designed blocks of various sizes/configurations. However, this design approach suffers a 
serious drawback in terms of the design flexibility for performance analog circuits. Pre-
12 
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designed blocks implemented in this approach can realize only a small number of discrete 
points whereas the analog circuits have a wide spectrum of continuous space. A high 
amount of silicon is wasted in the design of these blocks, making them a costly affair. 
Standard cells that are pre-designed and laid-out blocks of varying complexity, 
residing in the database of the design automation system, address the issue of silicon 
usage[l 1]-[13]. These cells, although very popular in the digital domain, are not practical 
in the analog domain owing to the difficulty in maintaining a rich enough library of these 
cells to accommodate such a wide spectrum of possible applications in analog domain. 
Parameterized cells reported in AIDE2 [14] and CONCORDE [15] improve on the 
issue of flexibility as these cells fully or partly are customized according to the required 
function. However, these fixed-layout configurations impose/enforce major restrictions in 
terms of performance of the analog circuits. 
2.2.3 Knowledge-Based Design Approach 
This approach employs the available knowledge of the circuit/system to design it. As 
such, this approach offers the maximum flexibility and therefore covers a wide spectrum 
of the circuit's performance owing to its fully customized design methodology. A circuit 
grammar, adapting this concept, to generate bipolar operational amplifiers (OPAMPs) is 
presented in [16]. However, this approach can not be extended to handle transistor sizing 
in MOS integrated circuits. Also the grammar itself follows certain conventions, and as 
such can restrict the approach in the design of unconventional designs. Highly popular 
design topologies among the designers, namely (i) Hierarchical, (ii) Fixed-Topology and 
(iii) Combined Hierarchical and Fixed Topology, are reviewed briefly below. 
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(i) Hierarchical Approach: The underlying idea of this approach is to segment the entire 
circuit into finite distinct blocks. Each of these blocks is assigned a set of specifications 
so as to satisfactorily meet the desired circuit performance, when are put together. 
Thissegmentation/partition process is repeated for finite blocks at various hierarchical 
levels, and number of levels depends on the circuit being designed, and grammar of the 
design system. This partition is performed with the help of domain knowledge and hence 
a great deal of domain knowledge is required. 
The knowledge is mainly in the form of design equations and heuristics (basic rules 
that convey circuit performance upon variations in design parameters). Systems designed 
with this approach have the highest degree of freedom. Hence, a comparatively small 
architecture library can lead to a large number of different topologies. Systems designed 
using this approach are easy to extend and maintain, and make better use of the existing 
design knowledge. This approach is reported to be adopted in tools like PROSAIC [17], 
BLADES [18], OASYS [19], and An_Com [20]. 
(ii) Fixed-Topology Approach: This approach employs a sizing method to compute apt 
sizes (i.e. geometry) of the devices with the given fixed circuit topology. These fixed, un-
sized, device level circuit topologies are stored in a knowledge base together with the 
necessary domain knowledge for dimensioning the devices [21]. The domain knowledge 
to be stored depends on how the device sizes are computed. This approach is employed in 
ID AC [22], OPASYN [23], and OAC [24]. This approach takes into account, only the 
device dimensions as the legitimate design variables, thereby imposing the strictest limits 
on the design flexibility among the various knowledge-based approaches. 
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(Hi) Combined Hierarchical and Fixed Topology Approach: In this approach, features of 
hierarchical and fixed topology approaches are combined. The circuit topology is put 
together in a hierarchical manner whereas the sizing of transistors is done in a fashion 
similar to that in the fixed topology. Consequently, this approach offers a higher degree 
of design flexibility. However, systems designed using this approach are not as flexible as 
the systems designed using the full-custom hierarchical approach. This approach is 
presented elaborately in ASAIC [25] and CAMP [26] [27]. 
All the above reviewed approaches have their own advantages and are implemented 
by various commercial and in-house design tools. However, insufficient use of simulators 
during the design phase, longer design time, lack of accuracy, and storage space for the 
knowledge database are some of the limitations imposed. As a part of this thesis work, a 
design tool is developed exploiting advantages offered by hierarchical and fixed topology 
approaches. New modeling algorithms are proposed to replace highly accurate but CPU 
intensive simulators and are used optimally to improve the accuracy of the design. 
Hierarchical approach offers reusability of design knowledge by breaking down large 
and complex circuits into smaller building blocks. Building-blocks, extensively used in 
circuit design, are simple circuit-blocks that carry out fundamental functions. Current 
source/sink, current mirror, source follower are few classic examples of building-blocks 
used in numerous circuits. These blocks are generally comprised of some smaller device-
blocks commonly referred as task-blocks (see Fig. 2.1). As discussed earlier, MOSFETs 
can be considered as the task-blocks in analog domain and breaking of a large circuit to 
task-block generalizes the circuit design process and ensures the optimum knowledge 
reusability. As such, accurate modeling of MOSFET is crucial and is discussed further. 
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Figure 2.1 Block diagram showcasing the hierarchy in analog circuits. 
2.3 REVIEW OF MOSFET MODELING APPROACHES 
Device modeling is a bottleneck to design tools; consequently, a robust modeling 
approach for the modeling purpose is needed. In this section some of the device level (i.e. 
MOSFET level in this case) modeling approaches are reviewed. 
2.3.1 Hand Calculation Approach 
Commonly used approaches to analog design usually involve some sort of hand 
calculations. These hand calculations at times can be very lengthy and complex. They are 
carried out based on assumptions that do not hold true in all the situations. In the hand 
calculation approach, empirical equations are employed that are solved by the designer to 
calculate the physical dimensions of the device. Some of the empirical equations used in 
a first hand calculation approach are listed below. 
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In the linear/triode region, the Drain Current (/p) is calculated as [28] 
ID=k 
,W 
v G S ~ ' T / ' D S ~ 
V 2 
(2.1) 
In the Drain in saturation region, the Current (/•) is calculated as 
/D=ff(^s-^r)2(l+^Ds) (2.2) 







C G S " ' T ) ^ D S ' 
V 2 
*DS (1+^Ds) (2.3) 
In the sub-threshold region, the Drain Current (ib) is calculated as 




The Threshold Voltage (Vr) is given by 
(2.5) 
and 






Gate width of the transistor. 
Effective gate length of the transistor. 
Gate source voltage. 
Threshold voltage. 
Drain source voltage. 
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Body effect parameter. 
Critical Field. 
Current in strong inversion region. 
Sub-threshold slope factor. 
Thermal voltage. 
Zero bias threshold voltage. 
Body effect constant. 
Surface potential parameter. 
Source bulk voltage. 
Charge-carrier mobility. 
Gate capacitance across the oxide per unit area. 
These hand calculations are based on first-hand knowledge of the device, and could 
fail for the modern sub-micron CMOS technology. For instance, in large MOSFETs (i.e. 
MOSFETs having larger L), the classical "square-law" current-voltage (I-V) is valid for 
transistors operating in strong inversion and saturation, while a simple exponential I-V 
relation works well in sub-threshold region (i.e. weak inversion). In the extreme short 
channel limit, the "square-law" becomes linear and also loses its ML dependence. 
Apart from these cases, accurate hand calculation methods are not available for the 
MOSFET. One can use VDs -gds trade-off through the simulation to resolve the problem. 
A study of various analog design texts shows that this problem is overcome largely by 
ignoring it. Use of these assumptions has tended not to be fatal, since there has been a 
considerable margin for error. However, in modern processes, there is little margin for 
such error. For instance, consider a simple cascode circuit with two transistors and a load. 
Tolerance for voltage margins in the calculation of Vosat (drain saturation voltage) is 
small, since the "voltage budget" across these three elements is very tight. Designers are 
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forced to use lower DC gate voltages to keep the transistors biased in saturation. This 
forces transistors to be biased in moderate inversion (rather than strong inversion), a 
region where there are no good hand calculation formulae. Hence, a more modern and 
coherent approach for the design and analysis of MOSFET based circuits is required. 
2.3.2 Trial and Error Approach 
Trial and error is another popular approach used in analog design. This approach is 
explained with the help of the flowchart depicted in Fig 2.2. In this approach, first, device 
dimensions are initialized and simulator is employed to check the circuit performance. 
Values are updated iteratively until the circuit response obtained from the simulator block 
satisfactorily meets the given user specifications. The simulator block used ensures more 
accurate design of the circuit/system. 










Display the result 
CM) 
Figure 2.2 Flowchart of the trial and error approach used in the first hand analysis of 
transistorized circuits. 
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From the flowchart shown in Fig 2.1, it is obvious that the process is iterative in 
nature. As in any iterative process, modifications are made at each iteration. Should these 
modifications be improperly done, the approach can turn into a not so useful infinite loop. 
In simpler words it can be said that, this process demands experience from a designer so 
as to ensure proper transitions from one iteration to the next. Once again, the problem lies 
in the shortage of experienced designers. 
This process is fairly tedious, and can be highly frustrating for a designer who does 
not have good intuition. Even if a designer has experience, achieving correct results in a 
short time may not always be possible, and finally, since the approach involves manual 
intervention, it is slower as compared to the automated processes. 
2.3.3 Motivation 
On one hand, there are several existing modeling approaches that are simple but each 
with their own limitations. One common disadvantage of all the discussed systems lies in 
the insufficient use of circuit simulators. Circuits designed from the knowledge (based on 
available equations) do not necessarily meet user specification, since the equations used 
to design the circuit usually suffer in terms of accuracy. Few systems incorporate circuit 
simulators in a loop to design a circuit by iteratively sizing various devices employing 
numerical algorithms or expertise/heuristics. These systems have potential to produce 
more efficient designs; however, these systems suffer in terms of longer design time 
owing to numerous iterations, and hence limit the circuit design exploration. 
On a positive side, there are some physics based device simulators that simulate a 
device accurately but can be cumbersome (e.g. Minimos) and accurate models but with 
too many parameters (e.g. BSIM3). It would be nice to develop compact models using 
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accurate data from such simulators. In the following sections, neural network modeling 
approach is discussed that has a potential to achieve the accurate compact models for the 
data obtained from device/circuit simulators. 
2.4 NEURAL NETWORK MODELS 
2.4.1 Introduction 
Neural networks, also called artificial neural networks (ANNs), are the information 
processing systems with their design inspired by studies of the ability of the human brain 
to learn from observations and to generalize by abstraction [30]. The very fact that neural 
networks can be trained to learn any arbitrary nonlinear input-output relationships from 
corresponding data has resulted in their use in areas such as pattern recognition, speech 
processing, control, biomedical engineering, etc [31]. ANNs have been applied to the 
modeling of semiconductor devices, circuits and their fabrication processes as well. 
Neural networks are first trained to model the electrical behavior of active/passive 
devices/components. These trained neural networks, often referred to as neural-network 
models (or simply neural models), can then be used in high-level simulation and design, 
providing fast answers to the task they have learned. ANNs are efficient alternatives to 
conventional methods like numerical modeling methods, which could be computationally 
expensive, or analytical methods, which could be difficult to obtain for new devices, or 
empirical models, whose range and/or accuracy could be limited [32][33]. 
A neural network is a set of mathematical equations representing a physical model, 
relating its output vector y to its input vector x. The neural model can then be stated by 
y = fznn(x,w), (2.7) 
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where/ann is the neural network and w represents a vector of model parameters. Hence, as 
with any other mathematical modeling techniques, neural networks can also be used to 
model laboratory data sets. The objective of the neural network approach is to determine 
w by a "learning process" using the given input-output laboratory data set. Once the w is 
determined, the neural model can be used to simulate the phenomenon represented by the 
given data. One of the main advantages of ANNs is that the output and the input vectors 
(y and x) can be multidimensional. Parallel processing capability, simple calculations and 
wide applications are a few other notable advantages. ANNs are generic and have a wider 
range of applications. In the next section, one of the most commonly used ANNs called 
the multilayer perceptrons (MLP) network is introduced. 
2.4.2 Multilayer Perceptrons (MLP) 
Multilayer perceptrons or MLP are the most commonly used neural networks owing 
to simplicity in terms of their structure and ease in terms of their training. It consists of n 
number of layers, 1st and «' layers are input and output layers respectively and layers 
from 2 to n-1 are hidden layers. In this work 3-layer MLP that consists of 1st, 2nd, and 3rd 
layers as input layer, hidden layer, and output layer respectively is employed. A MLP 
network consists of two parameters namely, nodes or neurons and links connecting the 
nodes or neurons. 
A 3-layer MLP network with n input neurons, / hidden neurons and m output neurons 
is depicted in Fig. 2.2. The number of neurons in the input and output layer are fixed 
according to the problem definition but the number of neurons in the hidden layer can 
vary. More neurons in hidden layer may result in overlearning and fewer neurons may 
result in underlearning. For a given modeling problem, deciding the number of neurons in 
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hidden layers remains an open question. As discussed above,/ann is a set of mathematical 
equations, representing the MLP network itself and processes faster than any other 
network. Model parameter vector w is determined and neural network (/^ nn) acts as a 
neural model with input x and output y. The process of computing the outputs of the 
neural network starting from its inputs is referred to as "feed-forward computation". 
y\ yi ym 
•A- \ «^2 •^n 
Figure 2.3 Multilayer perceptron (MLP) network. 
A. Definition of Parameters 
x = [Xj x2 ... xn]T is the input vector. 
y = [Ji yi -ymfis t h e o u t P u t vector. 
wQh is the bias parameter of hth hidden neuron. 
v0j is the bias parameter of the/ h output neuron. 
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W
 h , 1 < g < n, 1 < h < I is the weight parameter of the link between g input and h 
hidden neuron. 
vh:, 1 <j < m is the weight parameter of the link between hth hidden and/h output neuron. 
The weight parameter vector w consists of all the weight parameters of the links and 
the bias parameters (i.e. a total of [(n x I) + (m x I) + m + /] elements). Order of the 
elements is not vital as it remains same in the updated weight matrix too. 
B. Activation Functions 
Calculation at different layers is not same. Each neuron in the neural network has an 
activation function that processes its input to produce an output. Activation function for 
neuron in each layer is different (represented by f for input layer, a. for hidden layer and 
2 for output layer) as shown in Fig. 2.2. A neuron belonging to the input layer acts as a 
relay neuron producing an output equivalent to its input. For hidden layer neurons, there 
are a variety of activation functions like sigmoid, arctangent, hyperbolic tangent etc. 
Commonly used sigmoid function is chosen for this work. The activation function for the 
neuron in the output layer is summation function. As such, the output of an output neuron 
is just the weighted sum of its inputs. In case, total input to some neuron in hidden layer 
or output layer is zero, the output will also be zero. To avoid this situation, an extra 
weight is attached to each neuron in hidden layer and in output layer which is called bias. 
Consequently, even if input to that neuron is zero the output is not zero. 
C. Feed-forward Computation 
(i) Input neuron acts as a relay neuron and there is no calculation/processing, at neurons 
in input layer. 
(ii) The processing by the hidden layer neuron depends on its activation function. The 
output of the h hidden neuron with a sigmoid activation function is given by 
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Zh=-Xy~ (2.8) 
n




= woh+2> gh*g- (2-9) 
g=i 
(iii) For output layer neurons processing/calculations involve simple summation function. 




When neural network is employed for the optimization task, derivative information of 
parameters of the network is required to decide, by how much these parameters are to be 
modified and in which direction. 
D. Derivative Computation 
Let's consider a sample calculation for outputy\. Output at>>i is given by 
> ; i = v o i + v n z i + v 2 i z 2 + - + v / i z r < 2- n) 
(i) Derivative of y\ w.r.t. bias of the output neuron {i.e. voi) can be estimated as 
5 voi 




(ii) Derivative of y\ w.r.t. weight parameters (i.e. links) between hidden layer and output 
layer can be estimated as 
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In general, (2.12) can be written as 1 < h < I, 
dy2_ 
Z . (2.15) 
(iii) Derivative of yi w.r.t. bias of the hidden layer neuron (i.e. woi) involve following 
calculations. Chain rule needs to be implemented for this computation which is given by 
dyx _dyx dzx dyx 
dwox dzx dyx dwQ]' 
From (2.7), (2.8), and (2.10) 
(2.16) 
^ = Z l ( l - Z l ) ; ^ L = l; f i = Vu. (2.17) 
d/i ^ o i dzi 





In general, (2.16) can be written as 
dy. 
^ = V h j . z h ( l - z h ) . (2.19) 
(iv) Finally, derivative of y\ w.r.t. weight parameters (i.e. links) between input layer and 
hidden layer can be estimated using chain rule as 
^ L = | L . | ! L . | Z L .
 ( 2 . 2 0 ) 
own ozx oyx owxx 
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From (2.15) and (2.8) 
1 ^ = 2,(1-*); J£L = *; | i = Vn. (2.2!) 
a^ aw01 &! 
From (2.18) and (2.19) 
^ - = v1 1 .z1(l-z1).^. (2.22) 
In general, (2.20) can be written as 
^ l - = Vh.-zh(\-zh)-xn. (2.23) 
This concludes the discussion about the derivative computation of various parameters of 
the network. The next section describes use of these derivatives in optimization methods. 
Widely used conjugate gradient method is selected for this work. Optimization in neural 
network is done by training them with sampled data. Training is of two types (i) sample 
training where network is trained with one sample data, and (ii) batch training where set 
of sample data is used to train the network. Batch training is selected for this work. 
E. Conjugate Gradient Method 
This method is employed for optimization which is called training in neural networks. 
This method simply calculates values of weight vector w for which /a n n defined in (2.6) 
closely represents the original problem behavior. First of all, an error function is defined. 
i p m 
EAYZid]k-fatm]{xk,w))\ (2.24) 
Zk=lj=l 
Derivative of E w.r.t. weight vector w is estimated using chain rule as 
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®L = ?!L.<t. (2.25) 
dw dy dw' 
From (2.22) 
dE p m 
dy IZC/annjK^)-^)- (2-26> jfc=i y=i 
Calculation of derivatives ofy w.r.t. each parameter of vector w is described in detail in 
the derivative computation section. Conjugate gradient method can then be implemented 
to minimize error E to zero by adjusting vector w, and is described in following steps: 
Step #1 : Weight vector w of the size [(n x J) + (m x /) + m + l\T is constructed and 
initialized. Order of the vector elements is not crucial as it remains same for updated 
weight vector w. 
Step #2 : All the required derivatives are calculated as discussed in previously. 
dE Step #3 : —— is calculated using previously obtained derivative information and (2.23). dw 
Step #4 : Weight vector w is modified using following formulae. 
and 
d = -g (2.28) 
and 
dE 
g=d^\W = W°«> ( 2 - 2 9 ) 
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where r\ is called learning rate and is generally considered to be small, say 0.1, to avoid 
cancellation of present and past values of weights, d is successive update direction vector 
and g is gradient vector. 
2.5 NEED FOR NEW MODELING ALGORITHMS 
When a device/component being modeled is highly nonlinear and/or when the model 
being developed is expected to cover a wider input parameter space, advanced ANNs 
utilizing knowledge (e.g. knowledge based neural networks or KBNN) are employed 
[33][34]. Alternatively, two or more existing modeling techniques can be integrated [5]. 
However, such approaches lead to increased model complexity. Besides, such advanced 
approaches require the users to have an in-depth understanding of ANN concepts for 
them to be able to develop satisfactorily accurate models. Thus new modeling algorithms 
are needed to enhance the modeling process and to make it simple for the novice users. 
2.6 SUMMARY 
In this chapter, some basic concepts regarding the electrical {i.e., I-V relation) model 
of a MOSFET along with analog design approaches in practice have been presented. 
Motivation for the work owing to shortcomings of current approaches has been briefly 
discussed. The concept of neural networks is briefly introduced along with the most 
commonly used neural models, and the need for new modeling algorithms is elucidated. 
In the following few chapters the goal of modeling is pursued and hence, novel modeling 
algorithms are proposed that offer substantial advantage towards accuracy and efficiency 
as regards the computational resources are concerned. 
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CHAPTER 3 
MOSFET MODELING BASED ON 
BINNING ALGORITHMS 
3.1 INTRODUCTION 
Neural approaches to developing device/component models have been described in 
[29]-[31]. As discussed in chapter 2 (section 2.5), when a 3-layer MLP network fails to 
model the given device accurately, additional hidden layer neurons or additional hidden 
layers can be added. A recent trend is to employ the existing knowledge to architect 
advanced structures, known as Knowledge Based Neural Networks (KBNN), described in 
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[32][33]. For a given model accuracy, KBNN have been shown to reduce the need for 
training data. However, such advanced approaches require the users to have an in-depth 
understanding of ANN/KBNN concepts, to be able to develop satisfactorily accurate 
models. Motivated by this, the goal is to keep the model structure simple, while attaining 
satisfactory model accuracies. 
In this chapter, new device modeling algorithms are proposed, which allow accurate 
device modeling over a wider input parameter space. Starting from a given training data 
set, proposed algorithms employ simple 3-layer MLP structures and generate a set of sub-
models. Each of these models represents the device behaviors in a subspace of the overall 
input space. The sub-models are interfaced to generate an overall model that satisfactorily 
meets the given accuracy specification. Illustration examples confirming the validity of 
both the algorithms in active as well as passive domain are developed. Since examples of 
passive component modeling are not part of the thesis framework, they are included in 
appendix A. 
3.2 STANDARD NEURAL MODELING APPROACH 
Let x = [x\, X2, ..., xn] represent a vector of inputs or design parameters, and y 
represent response of the device/component being modeled. The objective of modeling is 
to determine a relationship/ e.g. neural network, such that 
y=f(x). (3.i) 
In standard neural modeling, a 3-layer MLP is chosen to deduce/ Let k represent the 
number of available training data of the form (x\ y1), where i = 1, 2, ..., k. Let/ann 
represent the trained neural model. A percentage average error E of the neural model can 
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be calculated as, 
x 100. (3.2) 
In situations, where data is expensive/scarce, training data may also be used for 
model validation, although not advisable. For simplifying the discussion, E is assumed to 
represent the model accuracy. Assuming that the output y is highly sensitive to one of the 
inputs, say xi, it could be difficult/impossible to deduce fatm that satisfies user-specified 
accuracy. One possibility, as discussed earlier, is to add more hidden neurons or layers, 
but this may not always work. Advanced structures, e.g. KBNN, can also be employed; 
however, such an approach requires an in-depth understanding of ANN/KBNN concepts. 
3.3 BINNING ALGORITHM FOR SINGLE DIMENSIONAL MODELS 
Binning/partitioning means dividing the model input parameter space into subspaces 
and developing corresponding sub-models that collectively span the entire input space of 
interest. In those challenging situations mentioned above, where the standard algorithm 
fails to generate a neural model with a lower or satisfactory E, the highly nonlinear input 
parameter, say x%, is removed from vector x. The reduced input space is then divided into 
finite intervals using uniform-grids along the X2 axis. A model fam,i is deduced for each of 
these intervals, where j denotes fhe/h interval. Parameter x2 is referred to as the binning 
parameter, and the process is referred to as binning. Given a modeling problem, the 
challenge is to identify the binning parameter. Based on the device being modeled, there 
can be two cases: (i) Sensitivity analysis of the device is possible, (ii) Sensitivity analysis 
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is impossible (i.e. empirical equations are unavailable) or it is impractical (i.e. available 
equations are CPU-intensive). 
Consider case (i), where simple first-hand analysis equations of form (3.1), for the 
component being modeled, are available but do not hold true for the latest technology. 
Derivatives of output y corresponding to each of the inputs i.e. dyldxv dyldx2,..., dy/dxn 
are first computed over the entire space of interest. The resulting sensitivity information 
is analyzed and the input that highly affects the output y is chosen as the binning 
parameter (BP). If the output is equally sensitive to two or more inputs, the input with the 
least range is selected as the binning parameter. In case (ii), selection of the binning 
parameter based on a trial-and-error method is proposed. Considering one input at a time, 
the process of binning is repeated n times. For each of the n potential binning parameters, 
an aggregate error measure Eavg is computed from corresponding sub-models in a manner 
similar to (2). The candidate parameter leading to the least isavg is selected as the binning 
parameter. In the trial-and-error step of the proposed algorithm, the number of intervals 
corresponding to each of the binning parameters is chosen to be small. 
In either case, once the binning parameter is identified, it is removed from the input 
vector x and the remaining subspace is divided into finite intervals using uniform-grids 
along the binning parameter. In this sub-model development step, a relatively larger 
number of intervals are advocated. A 3-layer MLP sub-model is developed for each of 
these intervals and these sub-models are interfaced to generate an accurate overall model. 
A flow-chart of the proposed single dimensional binning algorithm is depicted in Fig. 3.1. 
The overall model generated using the proposed algorithm is depicted in Fig. 3.2. As can 
be seen, the value of the binning parameter helps select an appropriate sub-model during 
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the utilization of the model. 
( s'frt ) 
Select a 3 layer MLP 
neural network for the 
modeling problem 
Train the network 
and obtain the least 
possible error E 
Selection of 
BP 
Compute derivative of the 
output^ w.r.t. each input 
mmtmmmmmmmmmmmmmmmm 
Perform binning with m input as 
binning parameter and set large 
grid size (i.e. less intervals) 
I 
Find the input(s) to which 
output y is highly sensitive 
Calculate aggregate error Ew%xa 
from all the developed models 
E = E, 
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Output highl) 
sensitive to two or 
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BP = mih input BP = the input 
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binning parameter and small 
grid size (/. e. more intervals) 
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© K End ) 
Figure 3.1 Flow-chart illustrating the binning algorithm for single dimensional problems. 
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s ^ . of Sub-models with 
Figure 3.2 Overall model developed using the proposed binning algorithm (assuming 
x-i to be the binning parameter). 
3.4 BINNING ALGORITHM FOR MULTI-DIMENSIONAL MODELS 
In this section, an enhanced modeling algorithm, which is an extension of the binning 
concept, presented in earlier section, to multi-dimensional modeling, is proposed. Starting 
from a given training data set, the algorithm employs simple 3-layer MLP structures and 
generates a set of sub-models similar to the earlier proposed algorithm. The sub-models 
are interfaced to generate an overall model that meets the given accuracy specification. 
Division of the parameter space into subspaces is facilitated by the binning concept. In 
situations where derivative information of the device output w.r.t. the input parameters is 
easy to compute/estimate, such sensitivity information is used to divide the input space. 
In situations where such analysis is not feasible, computation of impact indices of the 
inputs over all the outputs is advocated. In addition, standard deviation of each input is 
evaluated, and binning is performed using such statistical information. 
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As mentioned earlier, based on the device being modeled, there can be two cases, (i) 
Sensitivity analysis of the device/component is possible, (ii) Sensitivity analysis is 
impossible (i.e. unavailability of empirical equations) or it is impractical (i.e. available 
equations are CPU-intensive). 
Consider case (i), where simple first-hand equations of form (3.1) for the device are 
available; however, these equations are not satisfactorily accurate. Derivatives of output y 
w.r.t. each of the inputs i.e. dyxldxv dy2/dxv ..., dyp/dxv dy}/dx2, dy2/dx2, ..., dyp/dxn, are 
derived over the entire input parameter space that leads to an approximate sensitivity 
analysis. In case (ii), selection of the binning parameter is proposed based on impact 
indices. For instance, impact index of xmonj;p is estimated (via training data) as 
<§mp (3.3) 
Jh 
where sm is the number of grids along m input (i.e. xm). Standard deviation (am) of the 
th 
m input parameter is also calculated as 
G 
m 
i sm f . 
^ m f = ^ 
(3.4) 
where xm is the mean of xm over all data samples. 
In either case, the input parameter with low deviation and high sensitivity (or impact 
index) is selected as the binning parameter. It is then removed from vector x and the 
remaining subspace is divided into a finite number of intervals using uniform-grids along 
the binning parameter. A 3-layer MLP sub-model is developed for each of these intervals 
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and these sub-models are interfaced to generate an overall model. 
( sfO 
Select a 3 layer MLP 
neural network for the 
modeling problem 
Train the network 
and obtain the least 





Compute the impact 
indices of w* input on y 
I 
Compute derivatives 
of yw.r.t. m^ input 
Compute standard 
deviation of mth input 
Compute standard 
th • deviation of m input 
m = m + 1 
I 
Select the binning parameter 
with low deviation and high 
sensitivity/impact index 
m = m + 1 I—' 
Perform binning along 
the selected BP choosing 
a suitable no. of intervals 
Interface all the developed 
models to generate an overall 
model such that E < Specified 
©—K^D 
Figure 3.3 Flow-chart of the proposed multi-dimensional binning algorithm. 
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3.5 ILLUSTRATION EXAMPLES 
For both the proposed modeling algorithms, illustrative examples covering active 
device modeling are presented in this section, while those covering passive component 
modeling are included in appendix A. 
3.5.1 Single Dimensional Modeling Example (MOSFET) 
Commercial models (e.g. BSEVI3) involve numerous model parameters, and model 
reduction is preferable. The modeling problem can be stated as 
ID=f(L,W/L,VGS,Vm), (3.5) 
where L and W represent gate length and width, VQS and Fps are gate and drain voltages, 
and ID represents drain current. Training data for modeling the transistor is obtained using 
a detailed transistor model from a well-known simulator, namely HSPICE. A datasheet of 
ID is generated by sweeping the input parameters L, WIL, FDS, and VGs along uniform 
grids. As an example, the training data corresponding to L = lum and VGs = 1.4V is 
shown in Fig. 3.4(b). 
First, a neural network model of the transistor is developed using the standard 
approach. A 3-layer MLP with four inputs and one output shown in Fig. 3.4(a) is used. 
NeuroModeler [34] is used for training, resulting in a best possible neural model. Model 
responses corresponding to the training data in Fig. 3.4(b) are shown in Fig. 3.4(c). In an 
attempt to closely inspect the neural model, model errors for different sub-ranges along 
the VQS axis are computed (see Table 3.1). "Too high", implies that the error is so high 
and the neural model fails to emulate the training data. Assuming that the acceptable 
average error is 5%, the model appears to be good for VQS > 1.2V; however, exhibits 
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worst-case errors > 38.2%, which is not acceptable. 
For the transistor, first-hand analysis equations are known but the equations do not 
hold true in the submicron region. The standard equation for estimating drain current of a 
CMOS transistor operating in saturation region is given by 
Ij} = IUnCQXW(VGS-VT)2(l + XVDS), (3.6) 
2L 
where jun is electron mobility, Cox is gate-oxide capacitance per unit area, Vj is threshold 
voltage, and X represents channel length modulation. As such, the proposed binning 
algorithm can be applied. In order to identify the binning parameter, sensitivity analysis 
needs to be performed. In other words, derivatives of the output ID w.r.t. all the inputs 
need to be computed. For instance, derivative of Io w.r.t. VQS can be computed using 
dip _<unC0XW(VGS-VT)(l+AVvs) (3.7) 
dVas L 
Based on the numerical values of the derivatives, ID is observed to be more sensitive 
to L and VQS, and hence these parameters are chosen as candidate binning parameters. 
The range of VGs is relatively small for the micro-nano technology (MNT) devices. On 
the other hand, L is allowed to vary over a relatively wider range. Consequently, VQS is 
selected as the binning parameter. It is then removed from x, and the remaining space is 
divided into 16 intervals using a uniform-grid along the VQS axis. Neural sub-models 
corresponding to all 16 intervals are developed and are interfaced resulting in an overall 
model. Average errors of the model are around 0.2% and worst-case errors are less than 
3% along the entire VQS axis. Model responses corresponding to L = l|j.m and VQS = 1.4V 
are shown in Fig 3.4(d). 
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xlO 








Figure 3.4 (a) Implemented 3-layer MLP model for the standard approach, (b) Training 
data corresponding to VGS = 1.4V, L = lum, (c) Neural Model responses using standard 
approach, and (d) Neural Model responses using proposed single dimensional binning 
algorithm. 
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3.5.2 Multi- Dimensional Modeling Example (MOSFET) 
This example illustrates proposed multi-dimensional binning algorithm. Parameters 
that decide gain of a MOS transistor are modeled. The modeling problem can be stated as 
[gm, gj =f(L, W/L, Vm, / D ) , (3.9) 
where L and ^represent gate length and width, FDS is the drain voltage, and ID represents 
drain current. Finally, gm and gds represent transconductance and output conductance of 
the MOS transistor respectively. Bulk voltage PBS and gate voltage VQS are kept fixed at 
-1.5V and 0.9V respectively. Training data for modeling the transistor is obtained using a 
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detailed transistor model from a well-known simulator, namely HSPICE. A datasheet of 
7D is generated by varying the inputs L, WIL, and FDS along uniform grids. Furthermore, 
values of gm and gds are derived from the obtained datasheet. As an example, training data 
for gds with L = lum and VQS - 0.9V is shown in Fig. 3.5(b). 
First, a neural network model of the transistor is developed using the standard 
approach. A 3-layer MLP with four inputs and two outputs shown in Fig. 3.5(a) is used. 
NeuroModeler is used for training, resulting in a best possible neural model. Model 
responses corresponding to the training data in Fig. 3.5(b) are shown in Fig. 3.5(c). In an 
attempt to closely inspect the neural model, model errors for different sub-ranges along 
the L axis are computed (see Table 3.2). "Too high", implies that the error is so high and 
the neural model fails to emulate the training data. Assuming that the acceptable average 
error is 5%, the model appears to be good for L < 0.4um; however, exhibits worst-case 
errors > 35.89%, which is not acceptable. 
The standard equations for estimating gm and gds of a CMOS transistor operating in the 
saturation region are given by 
Sm_MnCoxW(VGs-VT)(\ + AV»s)^ ( 3 1 Q ) 
and 
_MnCoxW(VGs-VT)2l 
where jun is electron mobility, Cox is gate-oxide capacitance per unit area, and VT is 
threshold voltage. As such, the proposed binning algorithm can be applied. In order to 
identify the binning parameter, sensitivity analysis needs to be performed. In other words, 
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derivatives of the outputs gm and gds w.r.t. all the input parameters need to be computed. 
For instance, derivative of gm and gds w.r.t. L can be computed using 
dgm_ MnCoxW(Ves-VT)(\ + XVDs) 
dL~ L2 ' { } 
and 
dgAs_ MnCoxW(Vos-VT)2X 
dL 21} l ] 
Based on the numerical values of the derivatives, gm and gds are both observed to be 
more sensitive to L and hence L is chosen as the binning parameter. It is then removed 
from x, and the remaining space is divided into 10 intervals using a uniform-grid along 
the L axis. Neural sub-models for all the 10 intervals are developed and are interfaced 
resulting in an overall model. Average errors of the model for both outputs are less than 
0.8% and worst-case errors are less than 3% along the entire L axis. Model responses 
corresponding to L = lum and VQS = 1.4V are shown in Fig 3.5(d). 
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Figure 3.5 (a) Implemented 3-layer MLP model for the standard approach, (b) Training 
data corresponding to VG$ = 1.4V, L = lum. (c) Neural Model responses using standard 
approach, and (d) Neural Model responses using proposed multi-dimensional binning 
algorithm. 
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In this chapter, two new device modeling algorithms based on binning concept have 
been proposed. While the first algorithm is for single dimensional modeling problems, 
the second extends the concept to multi-dimensional problems. Both the algorithms begin 
with selection of the binning parameter. Overall input space is divided into finite intervals 
along the binning parameter axis, and model for each of the intervals are developed. All 
these developed models are then interfaced to generate an overall model that meets the 
user-specified accuracy. Models providing accuracies in between the standard neural 
models and proposed model do exist. However they require detailed study of the neural 
network concepts as mentioned earlier. Proposed algorithms eliminate the requirement of 
in-depth knowledge of the modeling technique being used, by using simple 3-layer MLP 
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network. Proposed algorithms attain the best possible accuracy compared to other neural 
network models and make it easier for the user to develop accurate yet simple models for 
the devices/components. Active device modeling examples are presented in this chapter, 
while the passive component modeling examples are included in appendix A. Illustration 
examples show that the proposed algorithms have a potential to eliminate need of 
advanced/complex structures. 
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CHAPTER 4 
MOSFET MODELING BASED ON A 
CORRECTION MODEL 
4.1 INTRODUCTION 
Device/component modeling can be difficult. This could be due to many reasons. One 
such reason is, output being highly non-linear to one of the inputs. For such situations, 
new device modeling algorithms have been proposed in chapter 3. However, if the output 
is highly non-linear to more than one input, identification of the binning parameter could 
be difficult. Also, the identified binning parameter might not be able to develop accurate 
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models. As such, in this chapter, a new ANN modeling approach based on a correction 
model concept is introduced for those challenging situations mentioned above. Correction 
model is an intermediary model of a relatively higher accuracy that helps enhance the 
accuracy of the initially/originally less accurate desired model while keeping the model 
structure simple. Validity of the proposed modeling approach in active as well as passive 
domain is verified through illustration examples. Since, the example of passive 
component modeling is not part of the thesis framework it is included in appendix B. 
4.2 STANDARD NEURAL MODELING APPROACH 
This section revises the concept of standard neural modeling approach and introduces 
T 
a few new terminologies. Let x = [x\, xi, ..., xn] represent a vector of model inputs and y 
represent the output of the device being modeled such that 
y =/(*), (4.1) 
where / represents the functional relationship (or the training data). In standard neural 
modeling, a 3-layer MLP is trained to realize a neural model f^n closely representing/ 
Let k represent the number of available training data of the form (JC1, / ) . Quality 
measures, i.e. average error E and worst-case error .Eworst, of/inn can be evaluated using 
E = j l V (V-ZannC*1)^ 
*f=l r 
x 100. (4.2) 
and 
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For ease of the concept illustration, only one of the device outputs are modeled in the 
examples presented. In cases, where the data is expensive, training data may be used for 
model validation, although such an approach is not advisable. To simplify the discussion 
however, E is assumed to denote model accuracy. Assuming that the output y is highly 
sensitive to one of the inputs, it could be difficult to deduce an MLP network fam, which 
satisfies the user-specified average model accuracy ^ser. In such scenarios, more hidden 
layers or neurons can be added, but this approach may not always work. Advanced 
structures, e.g. KBNN, can be employed; however, such an approach requires an in-depth 
understanding of the ANN concepts. 
4.3 PROPOSED ANN MODELING APPROACH 
Consider a scenario, where the standard approach fails to generate fatm satisfying E < 
Ev&er- Two neural models, namely the desired model/ann and a correction model/annj c are 
defined. While the structure of/ann itself is based on the given modeling problem, the 
structure offarm> c is not known apriori. Let 
y ~~/annv^p X 2 ' "^3' * • *' X n / (4-4) 
represent the desired model. For the first time ever, a set of potential correction models 
are defined as 
•h, c = A n n , 1V> X 2 ' X 3 ' ' ' •» ^n) 
X2, c =-/ann, 2VX1> % XV '''' X n ) , (4.5) 
xn, c ~~'/ann,nVxp X 2 ' "*3' "">y) 
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where j^ nn, i and x-h c represent the ith potential correction model and its output respectively. 
As can be seen, outputs of these correction models are inputs of the desired model. Since 
the primary focus of this work is to keep both model structure and training as simple as 
possible, 3-layer MLP networks are used to develop^™ as well asfam> i,l<i<n. 
An important step in the proposed approach is to identify the correction model. 
Consider a potential correction model fatm, \. After rearranging training data accordingly, 
faim> i is trained using NeuroModeler. Given a rearranged sample as input, fann, \ provides 
an output x\t c (which closely approximates x\). Quality measure E\, c of fam, \ is then 
evaluated. This process is repeated n times, resulting in n potential correction models 
with corresponding error measures E\t c, £2, c» • • •> En, c respectively. The correction model 
faim,j, is then selected using 
y = a rgmin£ . c • (4.6) 
It is important to note that the earlier developed fam can not be used as a stand-alone 
model owing to its unacceptable quality. As elaborated in the following pseudocode, the 
correction model fann,j is employed (see Fig. 4.1) to enhance the accuracy of^nn leading 
to the proposed approach (see Fig. 4.2). 
•A/ \ • • • ,A.j • • • -A/fi X\- • • Xj-i y Xj+i. . . x n 
Desired Model 







Figure 4.1 Pictorial depiction of desired and correction models. 
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(START) 
Select a 3 layer MLP network for 
the given modeling problem i.e. 
y ~~/ann \&\-, %2> x3> • • •> 
Train the neural network/ann and 
calculate measures E and £worst 
Feed ,yto/annj and 
compute the output xh c 
I 
Evaluate £0bj from the 
values of Xj and x^
 c 
Yes 
Update _y = y + Ay as in 
Steps 1-6 of the pseudocode 
Correction Model 
Initialize m=\ 
Develop potential correction 
model famij m with xm, c as the 
output andy as one of the inputs 
Train the model/annj m and 
evaluate the quality measure Emy c 
m = m + 1 
Yes f 
j = arg mfEhC 
I 
Select fma,j as the 
correction model 
I J 
Display y as the final output 
E 
®—•( END ) 
Figure 4.2 Flow-chart illustrating the proposed modeling approach. 
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Pseudocode: 
Step 1: Given a new data(.Xj,x2, ...,xn),faim is used to determine an approximate 
outputy. Initialize Ay = a > 0 and h=\. 
Step 2: Data inputs (xl,x2,..., x-l,yl) x-+l, ..., xn) are fed to the correction model famij 
leading to an output Xj,
 c. 
X' — X-
Step 3: Evaluate the objective function £obj = j , . j ' c x 100, If Eob}\<Euser, RETURN y 
(i.e. neural model output). 
E. 




 ./ann,jv*l> " • ' •*j-l>J;l5 Xj+\> ••••> Xn) > ^ "~ •/aim, j v*i ' " • ' ^ j - l ' -^2' Xj+\> •'•>Xn)> 
and S = 
\b-a\ 
Step 5: If h ^  /? n e w , set h = /^ e w and a-a/2. 
Step 6: Set Ay = a*h*S mdy = y + Ay. GOTO Step 2. 
4.4 ILLUSTRATION EXAMPLE (MOSFET) 
Layout of MOSFETs is critical at high-frequencies, at which, extrinsic/intrinsic 
elements become functions of geometry [36]. A compact ANN model of a MOSFET is to 
be developed i.e. 
W/L = farm(L,VDS,ID), (4.7) 
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where L and W represent gate length and width, FDs represents drain voltage, and I® 
represents drain current. Gate voltage FGS is kept fixed at 0.9V. Employing a detailed 
model in HSPICE, training data is generated. In other words, a datasheet of 7D is 
generated by varying WIL, L, and FDS along uniform grids. This datasheet can be 
rearranged (as required) during the training of desired as well as potential correction 
neural models. 
First, a 3-layer MLP with three inputs and one output (see Fig. 4.3(a)) is trained using 
NeuroModeler. For example, training data when L = 0.5um is shown in Fig. 4.3(b) and 
the corresponding^nn responses are shown in Fig. 4.3(c). Assuming iiUSer = 5%, the stand-
alone faaa exhibits unacceptable E and Isworst (>10% and >38% respectively). Out of the 
three potential correction models developed for this modeling scenario, 
I» = f^{L,Vm,WIL) (4.8) 
is chosen as the correction model according to (4.6) and Table 4.1. Finally, fatm is used in 
conjunction with^m,, 3 thereby resulting in an acceptable model. Initial value of Ay is set 
to be 1 during model utilization, and iteratively updated as in the pseudocode. Improved 
responses when L = 0.5(j,m are shown in Fig. 4.3(d). As seen in Table I, E and iiWorst 
based on the proposed approach are significantly improved {i.e. < 0.5% and < 2% 
respectively). 
TABLE 4.1 
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Figure 4.3 (a) A 3-layer MLP representing the structure of the desired MOSFET model, 
(b) Training data corresponding to L - 0.5um, (c) Responses of the stand-alone neural 
model, and (d) Responses of the proposed neural model. 
4.5 SUMMARY 
In this chapter, a new and systematic ANN modeling approach based on a novel 
correction model concept has been proposed. The format/structure of the correction 
model is determined in a logical fashion, and the correction model is employed together 
with the stand-alone desired model for improving the accuracy of the desired model. 
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Simple 3-layer MLP networks are used for the development of desired as well as 
correction models. As such, computational time in the training of potential correction 
models can be neglected. The proposed approach eliminates the need for in-depth 
understanding of advanced ANN concepts. Examples confirm that the proposed approach 
leads to accurate neural models while keeping the ANN model structure simple. 
55 
Chapter 5 Design Tool and Examples 
CHAPTER 5 
DESIGN TOOL AND EXAMPLES 
5.1 INTRODUCTION 
Proposed modeling algorithms (see chapters 3 and 4) are employed for developing 
accurate and compact MOSFET models from physics based device/circuit simulator data. 
The prime objectives of this chapter can best be understood by referring back to Fig. 1.3 
in chapter 1 of this thesis. Beginning with the technological information (i.e. 0.5um or 
0.18um CMOS), training data for MOSFET modeling is obtained from a well known 
circuit simulator i.e. HSPICE. Using such data, accurate neural models are developed 
employing proposed algorithms (chapter 3 and 4). These neural models are incorporated 
in the development of analog IC basic building block modules (e.g. current sinks/sources, 
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simple and cascode current mirrors, single stage amplifiers, voltage dividers, differential 
amplifiers, and three stage operational amplifiers) leading to the design tool emerging 
from this thesis. Various development phases of the design tool, starting with the training 
data generation, efficient processing of the training data, and modeling of MOSFETs are 
briefly discussed below. Applications of the tool for deriving corresponding geometrical 
dimensions of several MOSFET IC building blocks, given some specifications, in CMOS 
technologies (0.5um and 0.18um) are presented. 
5.2 DESIGN PHASES OF THE TOOL 
5.2.1 Simulation 
CMOS transistors, namely N-Channel MOS (NMOS) and P-Channel MOS (PMOS) 
(see Fig. 5.1) are simulated in Cadence's well known simulator (i.e. HSPICE) for 0.5um 
and 0.18 urn technologies and a detailed datasheet of drain current ID is generated by 
sweeping the transistor dimensions and terminal voltages (i.e. L, WIL, VD, VG, and VB). 
FGS and PDS are varied from 0 to 1.5 volts in the steps of 0.1 volts. Detailed description 
about the parameters swept and their ranges is provided in Table 5.1. 
/77 /77 
(a) (b) 
Figure 5.1 Transistors (a) PMOS and (b) NMOS simulated in the Cadence's HSpice 
simulator. 
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Table 5.1 PARAMETERS AND RANGES USED FOR THE DESIRED MODEL 
Parameter 
Effective Length (L) 
WIL Ratio 
Bulk-Source voltage (FBS/ VSB) 
Gate-Source Voltage (VGs/VSG) 
Drain-Source Voltage ( J W F S D ) 
Range 
0.5 micron to 2 micron 
1 to 500 
0 Volts to-1.5 Volts 
0 Volts to 1.5 Volts 







5.2.2 Efficient Processing 
There were a few challenges in the creation of the training data set, for instance too 
many parameters to sweep, a plethora of data to be handled, and tedious task of database 
generation from the HSPICE output files. In order to resolve these problems, a script is 
written in UNIX operating system to automatically sweep all the parameters and store the 
output files systematically. A software program is then developed in Microsoft Visual C# 
.Net programming language (see Fig. 5.2). The program requests the folder containing all 
the simulation output files (.lis files), generated by the script from HSPICE, as the input. 
The program recursively opens each of the simulation output files, parses the data and 
stores it in the database. As a result, training database, to be used for development of the 









Figure 5.2 Block diagram of the developed software program. 
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5.2.3 Neural Modeling 
Neural networks are employed for modeling the database generated from the afore-
mentioned steps. NeuroModeler is used for the development of neural models. Conjugate 
gradient training algorithm from the NeuroModeler is used for training the neural models. 
Simple MLP structure failed to generate satisfactory neural models for the database, and 
therefore new modeling algorithms based on binning concepts (see Chapter 3), and a new 
neural modeling approach based on correction model concept (see Chapter 4) have been 
employed for modeling the database. Proposed modeling algorithms help to satisfactorily 
model the database with simple 3-layer MLP neural networks. 
5.2.4 Programming Interface 
In this phase, all the developed neural models are integrated to develop a design tool 
to aid the analog designers. Graphical User Interfaces (GUIs) are also designed, for the 
tools developed for both 0.5am and 0.18um technologies, in two distinct programming 
environments namely, MATLAB and C#.Net. For the users with a MATLAB license, the 
design tool is created in MATLAB environment with the extensive support of MATLAB 
libraries and graphics. For the users not having a MATLAB license, the design tool is 
also developed in C#.Net that can be used as a standalone tool. Several analog IC basic 
building block modules are developed for the tool. However, the design tools are still in 
primary stages of development and enhancements of the design tools are discussed as the 
future work/extension to this thesis. Block diagram representation of the tools developed 
using C#.Net and MATLAB are depicted in Fig 5.3(a) and Fig. 5.3(b) respectively. 
Design examples of various analog IC building blocks for both 0.5um and 0.18um 
CMOS technologies are presented in the following sections of this chapter. 
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Figure 5.3 Architectures of the tools designed using (a) C#.Net and (b) MATLAB 
interfaces are depicted. 
5.3 DESIGN EXAMPLES FOR 0.5 MICRON TECHNOLOGY 
Illustration examples showing the design of various analog IC building blocks (e.g. 
current sinks/sources, current mirrors, single stage amplifiers, etc.) for 0.5um technology 
using the design tool are shown below. Two neural models, namely, fam and fam> 5 are 
developed and used according to the modeling approach proposed in chapter 4. If the user 
provides any preference for L, the corresponding value of WIL is provided as the output, 
otherwise values of WIL for various values of Z, are provided as the output to the user. 
and 
WIL JarmKL, V
 SBfBS , "sG/GS» 'sD/DS ' •* SD/DS ) > 
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5.3.1 Current Sources 
Current sources have a wide range of applications in the analog circuits, for instance 
single-stage amplifiers, differential amplifiers, etc. A MOS transistor (NMOS or PMOS) 
operating in saturation can act as a current source. To design a stable current source, a 
DC bias voltage is usually applied to the gate of the MOS transistor (see Fig. 5.4). 
A typical problem statement for the design of a basic current source can be stated as 
[L, W/L] = / ( F S B / B S , ^SG/GS, VsD/DS,ho/Ds)- (5.3) 
IDS 
Figure 5.4 Basic Current Source and its equivalent representation. 
A Current source is realized using both PMOS as well as NMOS separately in this 
example. User specifications are Vs = 0 V, VB = 0 V, FSG/GS = 1-1 V, FSD/DS = 1-0 V, and 
ho/us = 25 nA. One of the result combinations obtained from the tool for both PMOS and 
NMOS along with the corresponding simulation verification results from HSPICE are 
tabulated (see Table 5.2). With the same biasing conditions, it can be noted that a PMOS 
requires larger area than an NMOS. 
Table 5.2 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 
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5.3.2 Simple Current Mirrors 
Current mirrors find a wide variety of applications in current-output based active 
devices, e.g. operational transconductance amplifiers (OTAs), as the output stage [37]. 
Simple current mirrors are critical components as both linearity and output resistance of 
the output stage depend on their performance [38]. A simple NMOS current mirror and 
the circuit simulated in HSPICE are shown in Fig. 5.5(a) and Fig. 5.5(b) respectively. 
(a) (b) 
Figure 5.5 (a) Simple NMOS Current Mirror, and (b) circuit simulated in HSPICE. 
Typical specifications for a current mirror might include (i) gds for a Fosmin, (ii) max 
area, (iii) deterministic iin-ioUt mistrack, (iv) for max gm for noise considerations, (v) max 
gm A Ft for random mismatch, etc. In this work, transistor sizes are designed for a given 
voltage and current specification only. However, the aforementioned specifications can 
be considered for the extensive design of current mirrors as an extension to this work. A 
typical problem statement for the design of a simple current mirror can be stated as 
[L,W/L] = f(VGSm,VDSm ) • (5.4) 
Values of WIL for various values of L are calculated for both M\ and Mi using/am, and 
/ann, 5 (see (5.1) and (5.2)), and those satisfying the functional relation between Im and 70ut 
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In this example, an NMOS current mirror is designed for the given user specifications 
of v = V = V GS DS. GS. 0.7 V, Fs = Fs = 0 V, VhS =VW = 0 V, /in = 5 uA, and 
70Ut = 2 x 7in. One of the result combinations obtained from the tool and the corresponding 
simulation verifications from HSPICE are tabulated (see Table 5.3). 
Table 5.3 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 





































5.3.3 Cascode Current Mirror 
Cascode current mirrors offer increased output impedance as compared to the simple 
current mirrors [39]. An NMOS cascode current mirror and the circuit simulated using 
HSPICE are depicted in Fig. 5.6(a) and Fig. 5.6(b) respectively. 
VDD 
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H M i 
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B 
, • lout 
J 
M4 H+ 







•H M3 M4 M 
• i l I i i — . 
M2 H* 
• l - l l - l l I l l • • > • • • 
Vss ^ss 
(a) (b) 
Figure 5.6 (a) Cascode Current Mirror, and (b) circuit simulated in HSPICE. 
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A typical problem statement for the design of a cascode current mirror is stated as 
[L, W/L]=f(Vx, VY, VGSm,IiD,I0J. (5.5) 
Values of WIL for various values of L are calculated for M\, M2, M3 and M4 using /am, 
andj^ nn, 5 (see (5.1) and (5.2)), and that satisfying the IJI0Ut ratio are provided as outputs. 
An NMOS cascode current mirror is designed in this example, for the following user 
specifications Vx = VY = 0.7 V, VGSm = VDSm = FGSM4 = 0.7 V, Vss = 0 V, 4, = 10 |iA, and 
o^ut = Im- One of the result combinations obtained from the tool and the corresponding 
simulation verification results from HSPICE are tabulated (see Table 5.4). 
Table 5.4 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 





































5.3.4 Common Drain Amplifier 
Common drain amplifiers, used as voltage buffers or source followers, ideally have a 
small signal voltage gain close to unity [40], Input and output of this amplifier is located 
at gate and source terminals respectively hence it is commonly known as common drain 
amplifier. A common drain amplifier with a current mirror active load, its equivalent 
small signal model and the circuit simulated using HSPICE are depicted in Fig. 5.7(a), 
Fig. 5.7(b), and Fig. 5.7(c) respectively. Gain^v of the amplifier is computed using 
Av = ^ - = &si . (5.6) 
Vin £ m l + £mbl + &"dsl + &ds2 
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A typical problem statement for the design of a common drain amplifier is stated as 
[L, W/L] =f(VDD, Vm, FB, , VG«,AY,IBiJ 
Ml u o M 3 U C ! M3 ' 
Q/, 




• — i i 
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•• . . i | U . — — 
— v o u t 
M 2 M -
Jh 
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J Ki DD 




FDD ^SS Vin Vn 
6 6 6 6 
(5.7) 
(c) 
Figure 5.7 (a) Common drain amplifier with a current mirror active load, (b) its 
equivalent small signal model, and (c) circuit simulated in HSPICE. 
Values of W/L for various values of L are calculated for M\, M%, and MT, using faim and 
fa™, 5 (see (5.1) and (5.2)), are fed to/ann2 to calculate the gain parameters as 
[gm, gds, grab] ~ /ann2 (L, W/L, FSB/BS, ^SG/GS; ^SD/DS, ho/Ds)- (5.8) 
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Only those combination values of drain voltages (Vm and VDS ), that satisfy the 
KVL (i.e. VDS + VDS = VDD) are considered. Finally, the combinations of values of L and 
WIL satisfying the required gain criterion are provided as the outputs. 
A common drain amplifier is designed in this example, for the following user 
specifications F ^ l . S V , Fss=0V, ^ = ^ = ^ = 0 ^ ^ = ^ = ^ = 0 . 8 ^ * 1 , 
and /Bias < 15 uA. For this design, a double well 0.5 um process is required. One of the 
combinations obtained from the tool and the corresponding simulation verifications from 
HSPICE are tabulated (see Table 5.5). 
Table 5.5 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 









































5.3.5 Common Source Amplifier 
Common source amplifier is the most popular gain stage, especially when high input 
impedance is one of the design requirements [40]. Active load helps to realize the high 
impedance output load without excessively large resistors or a large supply voltage. A 
common source amplifier with a current mirror active load, its equivalent small signal 
model and the circuit simulated using HSPICE are depicted in Fig. 5.8(a), Fig. 5.8(b), and 
Fig. 5.8(c) respectively. Gain of common source amplifier Av is computed using 
A = v. out g ml V- &dsl + £ds2 
(5.9) 
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A typical problem statement for the design of a common source amplifier is stated as 
[L, W/L] =f(Vm, KBSM . Vs», Vs,, Vs„,AN,IBiJ (5.10) 






^DD Fss ^in 
6 6 6 
OVout 
Figure 5.8 (a) Common source amplifier with a current mirror active load, (b) its 
equivalent small signal model, and (c) circuit simulated in HSPICE. 
Values of W/L for various values of L are computed for M\ and M% using/ann and/am,, 5 
(see (5.1) and (5.2)), are fed to/an„2 (see (5.8)) and gain parameters are calculated. 
In this example, a common source amplifier is designed for the user specifications of 
v = 1 5 V F = 0 V F -V SB, SB„ 0V,VSG=VST)=VSG=l.\Y,\AJ>25, 
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and /Bias < 15 uA. Similar to the common drain amplifier, KVL condition is satisfied for 
the selection of design parameters. One of the combinations obtained from the tool and 
the corresponding simulation verifications from HSPICE are tabulated (see Table 5.6). 
Table 5.6 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 










































5.3.6 Common Gate Amplifier 
A common gate amplifier is most commonly used gain stage, when relatively small 
input impedance is desired [40]. A common gate amplifier with a current mirror active 
load, its equivalent small signal model and the circuit simulated in HSPICE are depicted 
in Fig. 5.9(a), Fig. 5.9(b), and Fig. 5.9(c) respectively. Gain Av is of the amplifier can be 
computed using 
A — V°ut — ^ m l ^mbi "*" &dsi (5 11) 
Vin Sdsl + £ds2 
A typical problem statement for the design of a common gate amplifier is stated as 
[L, W/L]=f(ymi VBSm, FSBM2, VSBm, FSDM3,^V,/Bias). (5.12) 
Values of WIL for various values of L are computed for M\ and Mi using^nn and/annj 5 
(see (5.1) and (5.2)) are fed to/aim2 (see (5.8)) and gain parameters are calculated. The 
values of L and WIL satisfying the gain criterion are provided as the outputs. 
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Figure 5.9 (a) Common gate amplifier with a current mirror active load, (b) its 
equivalent small signal model, and (c) circuit simulated in HSPICE. 
A common gate amplifier is designed in this example for the user specifications of 
Vm = -Vss =1.2 V, F B S M | = FS B M 2= FSBM3 = 0 V , TS G M 3= F S D M J = F S G M 2 = 1.1 W,AV > 60, and 
B^ias < 5 uA. KVL is satisfied similar to the previous designs. A twin well 0.5 urn CMOS 
process is needed for the design. One of the combinations obtained from the tool and the 
corresponding simulation verifications from HSPICE are tabulated (see Table 5.7). 
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Table 5.7 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 









































5.3.7 Push-Pull Amplifier 
A push-pull amplifier implements two complementary transistors connected together 
as shown in Fig. 5.10(a). A push-pull amplifier is commonly used in applications where 
high power output and good fidelity are critical in design specifications [41], for instance, 
receiver output stages, AM modulators, etc. An equivalent small signal model of a push-
pull amplifier is shown in Fig. 5.10(b). Gain Av of the push-pull amplifier is computed as 
Vin #dsl + £ds2 
A typical problem statement for the design of a push-pull amplifier can be stated as 
[L,W/L]=f(VDD,Av,I). (5.14) 
Values of WIL for various values of L are calculated for M\ and Mi using^™ and/^ , 5 
(see (5.1) and (5.2)) are fed to/ann2 (see (5.8)) and gain parameters are calculated. Values 
of L and WIL satisfying the gain criterion are provided as outputs. 
In this example, a push-pull amplifier is designed for the following given user 
specifications, VDD = - F s s = 1.2 V, Av > 375 V/V, and / < 100 uA. One of the possible 
result combinations from the tool and the corresponding simulation verifications are 
tabulated (see Table 5.8). Threshold voltage (Fth) for submicron transistors appears to 
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depend not only on FBs, but also on other dc voltages when connected in a totem pole 
configuration. This may force some transistors of the circuit to operate in regions other 


















Figure 5.10 (a) A push-pull amplifier, and (b) its equivalent small signal model 
Table 5.8 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 


































5.3.8 Validations for 0.5|j,m Technology 
Current sources/sinks have been tested for numerous values in between 0.17 nA and 
0.578 A for NMOS, and between 1.37 pA and 0.158 mA for PMOS. Current mirrors have 
shown good agreement for currents from 1 uA to 100 uA. Amplifier circuits have also 
been tested successfully for numerous gain values ranging from, 0.9 for the common 
drain amplifier to 400 for the push-pull amplifier. 
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5.4 DESIGN EXAMPLES FOR 0.18 MICRON TECHNOLOGY 
Illustration examples showing the design of various analog IC building blocks (e.g. 
current sinks/sources, current mirrors, single stage amplifiers, voltage divider, differential 
amplifier, etc.) for 0.18urn technology using the design tool are presented. The circuit 
schematics are the same as provided for 0.5um technology examples. 
5.4.1 Current Sources 
A typical problem statement for the design of a basic current source can be stated as 
[L, W/L] =f(VSB/BS, FSG/GS, /SD/DS). (5-15) 
Current source is realized using both PMOS and NMOS in this example for the user 
specifications, Fs = - 1 . 2 V, V„ = 1.2 V, KBS = FSB = 0 V, VSG/as = 1.0 V, 
r bNMOS sPMOS H 5NM0S ; > B PMOS 
PSD/DS = 0-7 V, and /SD/DS = 20 uA. One of the combinations for both PMOS and NMOS 
obtained from the tool and the corresponding simulation verifications from HSPICE for 
both the cases are tabulated (see Table 5.9). 
Table 5.9 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 







































5.4.2 Simple Current Mirrors 
A typical problem statement for the design of a basic current source can be stated as 
[L, W/L]=f(VGSm, KDSMI, FB S , / i n , /0 U t) . (5.16) 
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In this example, an NMOS current mirror is designed for the given user specifications 
of ^GS = ^DS = ^GS = 1-1 V, K =VS = 0 V, FBS = VBS = -1.2 V, /in - 20 uA, and 
4ut== 3 x /in. One of the result combinations obtained from the tool and the corresponding 
simulation verifications from HSPICE are tabulated (see Table 5.10). 
Table 5.10 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 





































5.4.3 Cascode Current Mirror 
A typical problem statement for the design of a basic current source can be stated as 
[L, W/L] =f(Vx, VY, VGSm, VDSm,7in,/out). (5.17) 
In this example, an NMOS cascode current mirror is designed for the following user 
specifications, Vx = VY = 0.6 V, FB S M |= VBSUI= 0 V,FBSM3 = FBSM4= -0.6 V, Vss = 0 V, 
Vas = VDS = VGS - 0.7 V, /;„ =100 uA, and /out = /in- One of the result combinations 
obtained from the tool and the corresponding simulation verifications from HSPICE are 
tabulated (see Table 5.11). 
Table 5.11 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 
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5.4.4 Voltage Divider 
Voltage dividers have primary application in the DC biasing of various circuits. A 
voltage divider designed depicted in Fig. 5.11 is designed in this example. 
A typical problem statement for the design of a voltage divider can be stated as 
[L, WIL, R] =/(FB N , VW, Vm, VU V2, V,,I) (5.18) 
MJH^-VBP 
MJ^—VBP 
• V , 
V, 
M 3 |K—VBN 
3 •v, MJM— VBN 
V: 
ss 
Figure 5.11 Voltage divider designed for 0.18 urn technology. 
Neural models fam a n d y ^ 5 (see (5.1) and (5.2)) are used for various values of I 
within the given range. Values of WIL for various values of L are calculated for M\, M2, 
M3 and M4 and these values along with the value of R calculated are provided as outputs. 
V -V p _ ¥ DP Y x 
/ (5.19) 
A voltage divider is designed for FBN = -1.5 V, VB? = 1.5 V, VDD = 1.2 V, V\ - 0.6 V, 
V2 = 0 V, V3 = -0.6 V, 100 uA < / < 200 \xA. One of the combinations obtained from the 
tool and the corresponding simulation verifications are tabulated (see Table 5.12). 
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Table 5.12 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 
















































5.4.5 Common Drain Amplifier 
A typical problem statement for the design of a common drain amplifier is stated as 
[L,W/L] = f(Vm,VB$Mi 
' ^ B S M 3 ' ^ G S M 3 ' ^ V ' ^Bias ) (5.20) 
In this design example, a common drain amplifier is designed for the following user 
specifications VDD = - Vss = 1.2 V, VQSm = VDSm = VQSm= 0.6 V, VBm = -1.2 V, 4 , * 1, 
VBS = VBS = 0 V, and /Bias < 5 uA. One of the result combinations obtained from the 
tool and the corresponding simulation verification results from HSPICE are tabulated 
(see Table 5.13). Threshold voltage (¥&) for submicron transistors appears to depend not 
only on Pes, but also on other dc voltages when connected in a totem pole configuration. 
This may force some transistors of the circuit to operate in regions other than saturation. 
Table 5.13 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 












































Chapter 5 Design Tool and Examples 
5.4.6 Common Source Amplifier 
A typical problem statement for the design of a common source amplifier is stated as 
[L, W/L] =f(Vm 
' ^BSM,» ^SBM2> ^SBM3> ^ S D M 3 ' A " ^ B i a s ) (5 -21) 
In this example, a common source amplifier is designed for the user specifications of 
^DD = - F s s = 1.2 V, VSB =VSB = 0 V, VSG = VSD = VSG = 0.9 V, VBS = 0 V, 
\Ay\ > 30, and /sias =1.5 uA. One of the result combinations obtained from the tool and 
the corresponding simulation verification results obtained from HSPICE are tabulated 
(see Table 5.14). 
Table 5.14 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 










































5.4.7 Common Gate Amplifier 
A typical problem statement for the design of a common gate amplifier is stated as 
[L, W/L] —f(VDD, ^BS M 1 J ^SBM2 ' ^SBM3> ^SDM3 ' ^V» "^ Bias ) (5.22) 
In this example, a common gate amplifier is designed for the user specifications of 
*DD = - Fss = 1.2 V, VBS = 0 V, VSB =VSB = 0 V, VSG = VSD = Vsa =1.0 V, 
B i M l ' S B M 2 S B M 3 i l j M3 i U M3 t , ( j M2 ' 
Ay > 50, and /Bias < 15 uA. One of the result combinations obtained from the tool and the 
simulation verification results obtained from HSPICE are tabulated (see Table 5.15). 
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Table 5.15 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION FROM 
HSPICE FOR COMMON GATE AMPLIFIER WITH ACTIVE LOAD 
Device 
•^l(NMOS) 
- ^ ( P M O S ) 







































5.4.8 Push-Pull Amplifier 
A typical problem statement for the design of a push-pull amplifier can be stated as 
[L, W/L] =f(VDD, VBS, FSB, A , I) (5.23) 
A push-pull amplifier is designed in this example for the given user specifications of 
VDD = - VSs = 1.2 V, \AV\ > 400 V/V, and / < 25 uA. One of the combinations obtained 
from the tool and the corresponding HSPICE verifications are tabulated (see Table 5.16). 
Table 5.16 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION 



































5.4.9 Validations for 0.18^m Technology 
The current sources/sinks have been tested successfully for numerous values between 
2 nA and 28.3 mA for NMOS, and between 82.1 pA and 91.3 mA for PMOS. The current 
mirrors have shown good agreement for the currents ranging from 5 uA to 150 uA. The 
amplifier circuits have also been successfully tested for numerous gain values ranging 
from, 0.9 for the common drain amplifier to 420 for the push-pull amplifier. 
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5.4.10 Differential Amplifier with Active Current Mirror Load 
Differential amplifier is one of the most important design blocks [42] in the design of 
voltage comparators, operational amplifiers, A/D and D/A converters, etc. A popular 
differential amplifier with active current mirror load is depicted in Fig. 5.12. Small signal 
equivalent model for the differential amplifier is depicted in Fig. 5.13. 
V, DD 
*j|M3 M4J* 
Vr- V i n 
l l - 1 




H M 2 
M, 
V; ss 
Figure 5.12 A differential amplifier with active current mirror load. 
Gain Av of the differential amplifier shown in Fig. 5.13 is computed using 
g« A — "out _ 6 m l 
Vin <§ds2 + S"ds4 
(5.24) 
A typical problem statement for the design of a differential amplifier can be stated as 
[L, W/L]=f(VDD, Vs,Ay,h) (5.25) 
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gL 4 > g n , 3 V i <|>gm4Vl 
Figure 5.13 An equivalent small signal model for the differential amplifier. 
Values of WIL for various values of L are calculated for M\, M2, M3, M4, Ms, and M(, 
using fann andTann, 5 (see (5.1) and (5.2)) are fed to/ann2 (see (5.8)) and gain parameters are 
calculated. Values of L and WIL satisfying the gain criterion are provided as outputs. 
In this example, a differential amplifier with active current mirror load is designed for 
the following user specifications, VDO = 1.5 V, Vss = -1.5 V, Vs = -0.8 V, Av > 200 V/V, 
and h<\5 uA. One of the combinations obtained from the tool and the corresonding 
HSPICE simulation verification results are tabulated (see Table 5.17). The gain curve of 
the differential amplifier, plotted from HSPICE simulation data, is depicted in Fig. 5.14. 
Table 5.17 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION FROM 
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Figure 5.14 Gain curve of the differential amplifier plotted from the HSPICE data. 
5.4.11 Three Stage Operational Amplifier 
Operational amplifier (OPAMP) is the heart of multitude of analog, digital, mixed 
mode and interface circuits, as such the design of such an integral building block is 
paramount [23]. A three stage operational amplifier [29] is shown in Fig. 5.15. First stage 
of the OP AMP is a differential amplifier (see section 5.4.9) that constitutes most of the 
open loop gain of the OP AMP. Second stage is an intermediate common source amplifier 
that boosts up the gain and performs DC level shift in order to maintain the DC output 
voltage of the OP AMP close to zero. Third stage is an output buffer that helps drive 
resistive load, large capacitive load or combination of both. 
Overall open-loop gain {A) of the OP AMP is then defined as the product of gain of all 
the three stages as 
A = ^ - = AlxA2xAv (5.26) 
in 
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where A\, Ai, and A3 are open-loop gains of the differential amplifier, common source 




Differential amplifier gain A^ = — = — , 
Vin <§ds2 <§ds4 
Common source amplifier gain A^ 
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Figure 5.15 A three stage operational amplifier. 
Design algorithm for a three stage OP AMP, comprising of three stages, namely 
differential amplifier, common source amplifier, and output buffer, is discussed in brief. 
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Phase-1: Differential Amplifier 
Step 1: Select differential amplifier bias current h based on the user specified power 
dissipation (P). 
Step 2: Select VQS of M\ and Mz that satisfy the selected h and the source pair dc 
voltage Vs, specified by the user. 
Step 3: Distribute the supply voltage along the differential amplifier, and identify 
nodal voltages Vs, VA, and VB. 
Step 4: Design a suitable R, and compute the dimensions of Ms and M(, that adhere to 
prior selected voltages and currents. 
Step 5: Finally, design the dimensions of Mi, Mi, Mi, and M<\ that meet the voltage 
and current values obtained during intermediate processing. 
Phase-2: Common Source Amplifier 
Step 6: Consider, the biasing current to be the current flowing through MA,, hence copy 
the dimensions of Mi, to Mi and design Ms with current same as that of Mj. 
Step 7: Design dimensions of M91 and Mm satisfying just the current and voltage 
scheme as they do not constitute the gain (Ai). 
Phase-S: Output Buffer 
Step 8: Choose suitable dimensions for M\Q that constitutes to a smaller current as it 
adds up to the power dissipation. 
Step 9: Finally, choose dimensions of M9 in such a way that DC voltage at vout is 
maintained close to zero. 
A typical problem statement for the design of an operational amplifier is stated as 
[L, W/L] =/(FD D , A, Is, Vs, P, Vout). (5.30) 
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Operational amplifier is designed for the following user specifications, FDD = 1.5 V, 
Fss = -1.5 V, A > 75 dB, Is < 15 uA, Vs = -0.8 V, P < 100 uW and VoM ~ 0. One of the 
result combinations obtained from the tool and the corresponding HSPICE simulation 
verification results are tabulated (see Table 5.18). The overall gain curve of the OP AMP 
plotted from HSPICE simulation data is depicted in Fig. 5.16. 
Table 5.18 DESIGN PARAMETERS OBTAINED FROM THE TOOL AND THEIR VERIFICATION FROM 
HSPICE FOR A THREE STAGE OPERATIONAL AMPLIFIER 





























































































The designed value of the resistor R =(VDD - Vm )/ID is 220 KQ and the dc output 
voltage Vout obtained from the HSPICE simulation is 59.6 mV. The power dissipated P is 
calculated to be 86.049 uW (using eq. 5.31) [39], which successfully satisfies the design 
criteria for power dissipation. 
P = (^DD- S^S) >< (/Mi + Al, + A* + A*,)- (5-31) 
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The Overall gain of the designed operational amplifier is 80.43 8dB and fulfills the design 
requirement for the gain (i.e. > 75 dB). 
In this work, OP AMP is designed for specified gain, supply voltages, dc output, and 
power dissipation only. As such, frequency compensation and other specifications are not 
considered. However, robustness of the design and other specifications can be added as 
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Figure 5.16 Overall gain curve of the operational amplifier plotted from HSPICE data. 
5.5 SUMMARY 
Proposed device modeling algorithms (chapters 3 and 4) are employed for developing 
accurate and compact MOSFET models from physics based device/circuit simulator data. 
Various development phases of the design tool, starting with the training data generation, 
efficient processing of the training data, and modeling of MOSFETs have been briefly 
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discussed. Applications of the tool for deriving corresponding geometrical dimensions of 
several MOSFET IC building blocks, given some specifications, in CMOS technologies 
(0.5um and 0.18um) have been presented. The results obtained are verified with HSPICE 
simulations and verifications are results are also tabulated with the results obtained from 
the design tool. 
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Standard analog design approaches are highly intuitive, time consuming, and demand 
immense expertise in a multitude of disciplines. First hand design of an analog system is 
becoming increasingly difficult/impossible because of the myriad of equations involved 
or innumerable trial and error efforts employing the existing simulation tools. Device 
modeling is the bottleneck in analog design. As such, accurate device models are critical 
to development of an efficient analog design tool. In this thesis, two new modeling 
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algorithms and a new a modeling approach have been introduced to develop simple yet 
accurate models that lead to an efficient design tool. This thesis is attempted to aid the 
analog designers by automating the design process with the use of computers, minimizing 
the human intervention. The tool design process is simple and it can be repeated for any 
advanced technology by a novice user, without any special expertise. 
In this work, several MOSFET modeling algorithms for enhancing the modeling 
abilities have been presented. Binning algorithm for enhanced modeling with the neural 
network as a case study has been proposed [43]. This algorithm works on the principle of 
"Divide and Conquer". A binning parameter is first identified, and the input parameter 
space is then divided into uniform grids along the selected binning parameter. Several 
sub-models, one representing each grid, are developed, and then interfaced to generate an 
overall model. This algorithm helps model the design problem, spanning over wider input 
parameter space, with simple structured models. This binning concept has been further 
enhanced to incorporate multi-dimensional modeling problems which helps model the 
gain of a MOSFET over a wide spectrum of input parameters [44]. 
Another Neural modeling approach, employing a correction model to improve the 
accuracy, has been proposed for the first time [45]. In this approach, two neural models 
namely the desired model (modeled from problem definition), and the correction model 
(tailored to steer the desired model) are developed as an initial step. Structure of the 
correction model is not known apriori, and is determined in a systematic manner. The 
prime focus of this approach is to retain the simplicity of the model structure and model 
training. Both the desired and the correction model are therefore developed employing 
simple 3-layer MLP networks. This approach helps model the highly nonlinear input 
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output behaviors accurately, with simple model structure and training method. Modeling 
process is thus made simple for the novice users. This approach has a potential to be a 
first-rate optimization technique and has been used to find the geometry of a MOSFET. 
Above mentioned algorithms have been put together to develop an analog design tool 
that offers satisfactorily accurate first-hand design of the commonly used building blocks. 
Neural networks have been employed for the first time to develop analog building block 
modules with considerable accuracy. Neural networks exploit the derivative information 
to model the system under consideration and hence are highly suitable for modeling the 
continuous spectrum analog circuits. Neural models also require considerably less storage 
space as compared to the database employed models and makes it easy to maintain and 
extend the building block module library. Applications of the developed design tool, for 
specified technologies (i.e. 0.5 urn and 0.18 urn), have been presented for several widely 
used building blocks (i.e. from current source/sink to OP AMP level blocks). 
6.2 FUTURE WORK 
Proposed modeling algorithms and a new neural modeling approach are concepts that 
are general and can be employed for any other modeling/optimization problem with ease. 
The systematic approach to first-hand analog circuit design, presented in this work, 
employs concepts that allow extension of the library, to include modules for novel analog 
circuits, very easily. The approach can also be easily repeated for the newer technologies 
without the requisite of detailed knowledge of the discipline. The concept of employing 
neural networks, for the design/optimization problem, minimizes circuit design as well as 
optimization times. 
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In the current version, neural networks are implemented for the modeling purposes 
that provide substantial improvements in terms of design/optimization time and ease of 
use. Future work could include the investigation of alternative modeling methods namely, 
regression modeling, fuzzy logic, and curve fitting, etc. Comparison of all these methods 
will provide substantial information on the best suitable modeling method for the analog 
integrated circuit design purpose. 
In the current version of design tools, modules for commonly used analog building 
blocks are made available. This allows users to select a building block from the available 
modules. Future work could include generation of an extensive library of all the building 
blocks with distinct architectures. 
The developed design tools implement Graphical User Interface (GUI) that allow user 
visualize the circuit being designed/optimized. Output/Design data obtained from the tool 
is displayed in a tabular format. Future work could include generation of 2-D and 3-D 
curves of the obtained design from the tool. 
As the technology is taking leaps and devices are scaling down to employ lower 
power designs, Carbon Nano Tubes (CNTs) and silicon nano wires show great prospect 
in the analog domain. Future work could include incorporation of the CNT and silicon 
nano wire based building blocks in the design tool, making the design tool completely 
extensive. This will help to explore novel circuit realization techniques as the design time 
will be scaled down considerably. 
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Application of Binning Concepts Based 
Modeling Algorithms to a 
Passive Component 
In this appendix, modeling algorithms based on binning concepts, proposed in chapter 
3 of this thesis, are employed successfully to modeling of passive component (i.e. spiral 
inductor). Illustration examples confirm the validity of the proposed modeling algorithms 
in passive domain. 
1. Illustration Examples 
1.1. Single Dimensional Example 
Here, a spiral inductor offering the benefit of compact size is modeled. The modeling 
problem can be stated as 
S2l,m=f{W,S,d.m,freq), (1) 
where W, 5 and dm represent line width, spacing between lines, and inner diameter of the 
inductor (see Fig. A. 1(a)). It is to be noted that freq denotes frequency and S21, dB is 
magnitude of 521 in dB. Number of turns N = 5 is fixed. Training data for modeling the 
spiral inductor is obtained using Ansoft HFSS. A datasheet of 521 is generated by 
sweeping parameters W, S, dm and freq along uniform grids. For example, training data 
corresponding to W= 12um and 5 = 2um is shown in Fig. A. 1(b). 
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First, a neural model with four inputs (W, S, dm, freq) and one output (S21, cffi) is 
developed using the standard approach. NeuroModeler used for training, resulted in a 
best possible neural model. Model responses corresponding to the training data of Fig. 
A. 1(b) are shown in Fig. A. 1(c). In an attempt to closely inspect the neural model, model 
errors for different sub-ranges along the W axis are computed (see Table A.2). The 
average error of the neural model is greater than 5.83%, and the worst-case performance 
of the model is unacceptable. 
For the spiral inductor, first-hand analysis equations are not readily available. An 
alternative way of computing derivative information involves - (i) finding the transfer 
function of the lumped model of the inductor, (ii) expressing lumped elements in the 
transfer function in terms of design parameters, and (iii) deriving analytical expressions. 
Such an approach is tedious and sensitivity analysis is impractical. As such, the proposed 
binning algorithm based on trial-and-error is applied. Internal diameter d{n is ruled out 
due to its wider range. Other inputs are considered as binning parameters, and the 
corresponding aggregate errors are evaluated (see Table A.l). Among other parameters, 
W offers better results, and is selected as the binning parameter. It is removed from x, and 
the subspace is divided into 7 intervals using uniform-grids along Waxis. Neural models 
for all the 7 intervals are developed and are interfaced to create an overall model. As seen 
in Table A.2, average and worst-case errors using the proposed algorithm are less than 
0.9% and 8% respectively. Proposed model responses for W = 12um and S = 2um are 
shown in Fig 4(d). 
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TABLE A. 1 
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Figure A. 1 (a) Geometry of a square spiral inductor, (b) Training data corresponding 
to W= 12um and S = 2um, (c) Neural model responses using the standard approach, 






















































1.2 Multi Dimensional Example 
Here, S-prameters of a spiral inductor offering compact size are modeled. Modeling 
problem can be stated as 
P„,dB. S21tdB]=f(W, S, din,freq), (2) 
where W, S and d{n represent line width, spacing between lines, and inner diameter of the 
spiral inductor (Fig. A.2(a)). It is to be noted that freq denotes frequency and S\\y dB and 
£21, dB are magnitudes of S\\ and £21 in dB. Number of turns N = 4.5 is kept constant. 
Training data for modeling the spiral inductor is obtained using Ansoft HFSS. A 
datasheet of Su and £21 is generated by sweeping W, S, dm and freq along uniform grids. 
For example, training data for S21, dB when W= 5um and S = 2um is shown in Fig. A.2(b). 
First, a neural model with four inputs (W, S, dm,freq) and two outputs {S\\, dB, £21, dB) 
is developed using the standard approach. NeuroModeler used for training, resulted in a 
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best possible neural model. Model responses corresponding to the training data of Fig. 
A.2(b) are shown in Fig. A.2(c). In an attempt to closely inspect the neural model, model 
errors for different sub-ranges along the W axis are computed (see Table A.3). Average 
errors of the neural model are greater than 3.82%, and worst-case performance of the 
model is unacceptable. 
For spiral inductor, sensitivity analysis is impractical [43]. As such, in the proposed 
multi-dimensional binning algorithm, impact indices are estimated, using the training 
data, to identify the binning parameter. All the physical input parameters are considered 
as potential binning parameters, and the corresponding impact indices and standard 
deviations are evaluated (Table A.3). Among other parameters, W offers better results, 
and is selected as the binning parameter. It is then removed from x, and the subspace is 
divided into 7 intervals using uniform-grids along Waxis. Neural sub-models for all the 7 
intervals are developed and are interfaced into an overall model. 
As seen in Table A.4, average and worst-case errors of the overall model obtained 
using the proposed multi-dimensional binning algorithm are less than 1% and 5% 
respectively. Proposed neural model responses corresponding to W = 5 urn and 5 = 2 urn 
are shown in Fig A.2(d). 
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Fig. A.2 (a) Geometry of a square spiral inductor, (b) Training data corresponding to 
W= 5um and S = 2um, (c) Neural model responses using the standard approach, and 




Application of Correction Model Based 
Neural Modeling Approach to a 
Passive Component 
In this appendix, neural modeling approach, proposed in chapter 4 of this thesis, is 
extended successfully to modeling of passive component (i.e. spiral inductor). Example 
confirms the usability of the proposed approach in passive domain. 
On-chip passive component models (e.g. spiral inductor models) are critical to RFIC 





where dm and W represent inner diameter and line width (see Fig. B.l(a)), L represents 
inductance, and freq denotes frequency. Keeping the number of turns N = 4.5 and spacing 
between lines S = 5um fixed, training data is generated using CPU-expensive full-wave 
3D simulations of an electromagnetic (EM) solver, namely Ansoft HFSS, by varying d{n, 
W, and freq along uniform grids. For example, training data corresponding to W= lum is 
shown in Fig. B.l(b). 
First, desired model fum with three inputs and one output (d{n) is trained using 
NeuroModeler. faim responses corresponding to training data of Fig. B.l(b) are shown in 
Fig. B.l(c). Assuming Euser = 5%, this stand-alone model exhibits unacceptable E and 
•^ worst (>10% and >221%). Of the three potential correction models, 
L = fann,2(W,dm,freq) (2) 
is selected as the correction model based on (4.6) and Table B.l. Finally, farm is used 
together withfaxm, 2 thereby resulting in an acceptable model. Initial value of Ay is set to 
be 5um during model utilization, and iteratively updated as in the pseudocode. Improved 
responses for W= lum are shown in Fig B.l(d). As can be seen in Table B.2, E and £Worst 
based on the proposed approach are significantly improved (<1% and <4% respectively). 
TABLE B.l 
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Fig. B.l (a) Geometry of a square spiral inductor, (b) Training data corresponding to W= 
lum, (c) Responses of the stand-alone neural model based on the standard approach, and 




Screenshots of the 
Single Stage Amplifier design module 
of the developed tool 
1. Insert the DVD of the designed tool. 
2. Explore the DVD and double click CAD_Tool.exe 
3. CAD tool will start with the screen shown below. One of the design modules is shown. 
y||Analog Designer's lnnl W8&&^tt,z-:.\ j_i i<j 
Analog Design Tool 
DC Desigtsj Single Trans is tq^ t ' Design f\HMlium Level Block) Large Level Block]About 
•Design • •Primary Des ign P a r a m e t e r s 
Design 
Gaint'dBi Current (uA) 






Calculate Design Parameters Reset Design 
Figure C.l Single stage amplifier designing module. 
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Figure C.2. Design architectures available at the moment. 
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Figure C.4. Selection of the primary design parameters. 
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Figure C.5. Selection of the secondary design parameters. 
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Analog Designer's Tool BfflBSrSJ£?r-^>' -:=- --. -
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Figure C.6. Results displayed from the developed tool. 
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Analog Designer's Tool -I |x,| 
Analog Design Tool 
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Source code for 
Common Source Amplifier 
/ * * * 
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Analog Integrated Circuit Design Tool 
Common Source Amplifier Design Module 

























private System.Windows.Forms.TabControl tcDesign; 
private System.Windows.Forms.TabPage tpACDesign; 
private System.Windows.Forms.GroupBox gbACDesign; 
private System.Windows.Forms.PictureBox pbACDesign; 
private System.Windows.Forms.GroupBox gbPDM; 
private System.Windows.Forms.Label lblPDesign; 
private System.Windows.Forms.Label lblGain; 
private System.Windows.Forms.ComboBox cbDesign; 
private System.Windows.Forms.TextBox tbGain; 
private System.Windows.Forms.Label lblCurrent; 
private System.Windows.Forms.TextBox tbCurrent; 
private System.Windows.Forms.GroupBox gbSDP; 
private System.Windows.Forms.Label lblVDD; 
private System.Windows.Forms .ComboBox cbVDD; 
private System.Windows.Forms.Label lblNMOS; 
private System.Windows.Forms.Label label1; 
private System.Windows.Forms.ComboBox cbVGS; 
private System.Windows.Forms.Label label2; 
private System.Windows.Forms.Button cmdCDP; 
private System.Windows.Forms.Button cmdRD; 
private System.Windows.Forms.Label lblVS; 
private System.Windows.Forms.DataGrid dgACResults; 
private System.Windows.Forms.Label lblDesignName; 
private System.Windows.Forms.Label label4; 
private System.Windows.Forms.ComboBox cbVS; 
private System.Windows.Forms.Button cmdDCCDP; 
private Systern.Windows.Forms.GroupBox gbDCSDP; 
private System.Windows.Forms.TextBox txtVGM4; 
private System.Windows.Forms.Label lblVGM4; 
private System.Windows.Forms.TextBox txtVGM3; 
private System.Windows.Forms.Label lblDCM3; 
private System.Windows.Forms.TextBox txtVGM2; 
private System.Windows.Forms.Label lblDCM2; 
private System.Windows.Forms.TextBox txtVGMl; 
private System.Windows.Forms.Label lblDCMl; 
private System.Windows.Forms.GroupBox gbDCPDP; 
private System.Windows.Forms.TextBox txtDCVB; 
private System.Windows.Forms.Label lblDCVB; 
private Systern.Windows.Forms.TextBox txtDCIDC; 
private System.Windows.Forms.Label lblDCIDC; 
private System.Windows.Forms.TextBox txtDCVSS; 
private System.Windows.Forms.Label lblDCVSS; 
private Systern.Windows.Forms.Label lblDCVDD; 
private Systern.Windows.Forms.Label label3; 
private System.Windows.Forms.GroupBox gbDCDesign; 
private System.Windows.Forms.PictureBox pbDCDesign; 
private Systern.Windows.Forms.Label lblDCDesignName; 
private System.Windows.Forms.TabPage tpDCDesign; 
private System.Windows.Forms.Button cmdDCResetD; 
private System.Windows.Forms.DataGrid dgDCResults; 
private System.Windows.Forms.ComboBox cbDCVDD; 
private System.Windows.Forms.ComboBox cbVDS; 
private System.Windows.Forms.GroupBox groupBox2; 
private System.Windows.Forms.TextBox txtTransistorC; 
private System.Windows.Forms.Label lblTransistorC; 
private System.Windows.Forms.ComboBox cbType; 
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private System.Windows.Forms.Label lblType; 
private System.Windows.Forms.ComboBox cbVDSVolts; 
private System.Windows.Forms.Label lblVDSVolts; 
private System.Windows.Forms.ComboBox cbVGSVolts; 
private System.Windows.Forms.Label lblVGSVolts; 
private System.Windows.Forms.GroupBox gbTransistor; 
private System.Windows.Forms.Label lblTransistorType; 
private System.Windows.Forms.PictureBox pbTransistorType; 
private System.Windows.Forms.GroupBox groupBoxl; 
private System.Windows.Forms.TextBox textBoxl; 
private System.Windows.Forms.Label label7; 
private System.Windows.Forms.Label label8; 
private System.Windows.Forms.TextBox textBox2; 
private System.Windows.Forms.Label label5; 
private System.Windows.Forms.DataGrid dataGridl; 
private System.Windows.Forms.Label label6; 
private System.Windows.Forms.ComboBox cbVSVolts; 
private System.Windows.Forms.Label lblVBVolts; 
private System.Windows.Forms.TextBox txtVBVolts; 
private System.Windows.Forms.Button smdSTRD; 
private System.Windows.Forms.Button cmdSTCDP; 
private System.Windows.Forms.PictureBox pictureBoxl; 
private System.Windows.Forms.ImageList imglist; 
private System.Windows.Forms.TabPage tpSTransistor; 
private System.Windows.Forms.TabPage tpMLevel; 
private System.Windows.Forms.TabPage tpLLevel; 
private System.Windows.Forms.TabPage tpAbout; 














fntTab = new Fontfe.Font, FontStyle.Bold); 




bshFore = Brushes.Cornsilk; 
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string tabName = this.tcDesign.TabPages[e.Index].Text; 
StringFormat sftTab = new StringFormat(); 
Rectangle recTab = e.Bounds; 
recTab = new Rectangle(recTab.X, recTab.Y + tcDesign.Padding.Y, 
recTab.Width , recTab.Height); 
e.Graphics.FillRectangle(bshBack, recTab); 
recTab = new Rectangle(recTab.X, recTab.Y + tcDesign.Padding.Y, 
recTab.Width +500, recTab.Height); 
e.Graphics.DrawString(tabName, fntTab, bshFore, recTab, sftTab); 
} 
public void Calculate_CS() 
{ 
int i,j; 
double Current_LL, Current_UL; 
DataRow [] PMOS; 
//Calculating NMOS Dimensions. 
ConnectToAccess("NMOS"); 
//Getteing the data according to the query. 
if(Vds > 0.0) //When VDS is specified. 
{ 
dtN = GetDatatableC SELECT VGS, L, WoverL, VDS, [Current], 
Gm, Gds,Gmb FROM N" + GetTableName((int)Math.Round(Vbs * -
10.0)) + " WHERE [Current] <= " + current + "AND VGS =" + 
Vgs + " AND VDS =" + Vds); 
//Finding PMOS Match 
ConnectToAccess("PMOS"); 
//Getteing the data according to the query. 
dtP = GetDatatableC SELECT VSG, L, WoverL, VSD, [Current], 
Gm, Gds,Gmb FROM P" + GetTableName((int)Math.Round(Vbs * -
10.0))+ " WHERE [Current] <= " + current + " AND VSD =" + 
(2 *Vdd - Vds)); 
} 
else // When VDS is not specified 
{ 
dtN = GetDatatableCSELECT VGS, L, WoverL, VDS, [Current], 
Gm, Gds,Gmb FROM N" + GetTableName((int)Math.Round(Vbs * -
10.0))+ " WHERE [Current] <= " + current + "AND VGS =" + 
Vgs) ; 
//Finding PMOS Match 
ConnectToAccess("PMOS"); 
//Getteing the data according to the query. 
dtP = GetDatatableCSELECT VSG, L, WoverL, VSD, [Current], 
Gm, Gds,Gmb FROM P" + GetTableName((int)Math.Round(Vbs * -
10.0))+ " WHERE [Current] <= " + current); 
} 




//Meeting the Gain Criterion 
for(i=0;i<=dtN.Rows.Count-1;i++) 
{ 
Current_UL = Double.Parse(dtN.Rows[i]["Current"].ToString()); 
Current_LL = Current_UL - (Current_UL * 0.01); 
LN = Double.Parse(dtN.Rows[i]["L"].ToString()+ "e-6"); 
WN = LN * Double.Parse(dtN.Rows[i]["WoverL"].ToStringO); 
Gmn = Double.Parse(dtN.Rows[i]["Gm"].ToStringO); 
Gdsn = Double.Parse(dtN.Rows[i]["Gds"].ToStringO); 
Vds = Double.Parse(dtN.Rows[i]["VDS"].ToStringO); 
PMOS = dtp.Select("[Current] >= " + Current_LL + " AND 
[Current] <= " + Current_UL); 
if (PMOS.Length >=1) 
{ 
for(j =0;j<=PMOS.Length-1;j ++) 
{ 
gain_obtained = Calculate_Gain(Double.Parse (PMOS[j] 
["Gds"] .ToStringO ) ) ; 
if(gain_obtained >= gain) 
{ 
Vsd = Double.Parse(PMOS[j]["VSD"].ToStringO); 
if(Vsd + Vds == 2*Vdd) 
{ 
Vsg = Double.Parse(PMOS[j]["VSG"].ToStringO); 
LP=Double.Parse(PMOS[j]["L"].ToStringO+"e-6"); 
WP = LP * Double.Parse(PMOS[j]["WoverL"] 
.ToString () ) ; 
dtResults.Rows.Add(new object[] {LN, WN, Vgs, 
Vds, LP, WP, Vsg, Vsd, Current_UL, 
gain_obtained}); 
} 
} 
} 
} 
} 
dtResults.AcceptChanges(); 
} 
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